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ABSTRACT 
The work presented 
design analysis of 
consists of a 
£our distinct 
microwave integrated circuit <MMIC) 
comparative 
monolithic 
attenuators. 
The comparison was done by means of computer 
analysis of each design using the SUPER-COMPACT 
circuit analysia program. Results 0£ each design 
are presented and the best performances defined. 
The £our attenuator designs studied are the 
following: 
PIN Diode Quarter Wavelength 
MESFET Quarter Wav~length 
TEE Device Configuration 
PI Device Configuration 
The comparison was done primarily between the 
two quarter wavelength attenuators and between the 
TEE and the PI designs. Results for tha quarter 
wavelength topologies showed that 40dB 0£ 
attenuation was possible for both the PIN diode 
and the MESFET designs for the frequency band of 5 
15GHz. Variation in attenuation with respect to 
two designs and frequency was comparable for the 
was found to be 6.7dB to 7.6dB. 
£or the PIN diode design was 1.33dB, 
MESFET attenuator it was l.76dB. 
diode circuit was 2.14-to-1, and 
Insertion loss 
while £or the 
VSWR for the 
for the MESFET 
The MESFET was circuit it was 1.81-to-l. 
considered the optimum design having the best 
1. 
overall performance and zero DC power requirements. MMIC circuit layouts are presented £or the two attenuators. 
The TEE and the PI attenuators also had an optimum design. The PI attenuator consistantly gave better per£ormance than the TEE attenuator and was felt to be the best choice for MMIC fabrication. The attenuation £or the PI and TEE attenuators varied from 9dB to 15dB depending on the design and the specific version. Insertion loss was generally below 2dB, and the reflection coefficients were below -lOdB. MMIC designs are also given. 
The results were tabul~ted £or easy comparison and reviewing. The analysis is expected to give the th~oretical design support needed to put many 0£ the present day hybrid attenuator designs into MMIC circuit form. 
2. 
INTRODUCTION 
Monolithic Microwave Integrated Circuits 
<MMICs) are increasingly being accepted as viable 
alternatives £or microwave circuit :fabrication. 
As MMICs have become more capable, the demand £or 
monolithic circuit designs has increased beyond 
the available selection 0£ fully analyzed and 
understood designs. One circuit in demand is the 
attenuator. Little has been done to develop the 
monolithic attenuator with Raytheon Corporation 
being one of the few GaAs foundries to have delved 
into the lightly studied sub3ect 0£ MMIC 
attenuators. 
The purpose of this work is to do a 
comparative design analysis_. the theoretical 
analysis of several attenuator types that is 
needed to give an understanding 0£ · the role the 
MMIC attenuator may play in microwave integrated 
circuits. The procedure for the analysis involves 
reviewing currently produced hybrid attenuator 
designs that are known to perform well. A£ter 
obtaining an understanding 0£ these circuits, the 
corresponding MMIC circuit can be designed and 
optimized by relying on the same principles of 
operation, yet following design rules £or 
monolithic circuits that are based upon processing 
constraints. The work presents preliminary 
analysis results and designs for £our distinct 
attenuator topologies. 
3. 
Computer analysis o:f the proposed MMIC 
£or attenuator designs will provide a means 
comparing the performance of the di:f:ferent circuit 
designs. 
program, 
Using the SUPER-COMPACT circuit analysis 
the capabilities of 
conf'iguration will be de:fined. 
each 
The 
attenuator 
computer 
analysis will include performance expectations £or 
each 
Monte 
design, 
Carlo 
variable 
statistical 
attenuation results, and 
concerning i n:format ion 
variations due to processing tolerances and bias 
supply ripple. 
The :first attenuator design work is oriented 
towards the transformation o:f a production hybrid 
circuit into a MMIC circuit design. 
to be transformed is a GaAs PIN 
The circuit 
diode quarter 
wavelength attenuator. The main emphasis o:f the 
design process is on· the PIN diode and its 
equivalent small signal model. T h e :f e as i b i 1 i _t y o £ 
a surface oriented PIN diode 
de:fended and shown 
GaAs 
to be possible 
has 
as 
to be 
a MMIC 
device. The GaAs planar PIN diode is a new device, 
and its establishment as a use:ful MMIC circuit 
element could be significant :for microwave control 
circuits such 
has long been 
as the attenuator. 
known for its high 
The PIN diode 
on-to-0£:f ratio 
at microwave :frequencies, and 
qualities are well suited 
requiring large attenuation and 
second attenuator design has 
diodes with GaAs MESFET devices. 
its 
£er 
small 
absorptive 
attenuators 
VSWR. The 
replaced the PIN 
This is done for 
comparison with the PIN attenuator design results. 
I :f the MESFET proved 
4. 
to give equivalent 
performance when compared to the PIN diode, then 
the circuit design would be advantageous due to 
its low power consumption. The MESFET is common 
in both the hybrid and the MMIC worlds, yet its 
characteristics· are generally not considered as 
ideal for attenuators as are the PIN diode 
for both the characteristics. Small signal 
PIN diode and the MESFET will 
in the.computer analysis. 
The other two attenuator 
the GaAs MESFET in topologies 
and PI shaped designs. The 
device 
models 
be defined £or use 
configurations use 
that appear as TEE 
TEE uses two series 
connected devices 
between 
and 
the 
one shunt 
two series devices. The 
to ground 
PI has two 
separating 
the hybrid 
shunt devices with one series device 
the two. Both designs are common in 
world and numerous ·variations exist. These 
configurations, along 
structures are shown in 
page. All o:f these 
circuits today. 
of the 
with 
:figure 
designs 
:four 
the 
1 on 
are 
quarter wave 
the following 
use:ful hybrid 
Comparison 
provide a use:ful 
of each design. 
configurations will 
o:f the per:formance 
a firm foundation 
understanding 
Thia will give 
on which to base subsequent MMIC attenuator 
designs for these configurations. Figures o:f 
merit developed :from the analysis results can be 
defined for each attenuator. The :figures of merit 
include on-to-off ratios, insertion loss and 
return loss maxima, and the maximum attenuation 
available :for each design. 
5. 
PIN Diode Quarter Wavelength 
Attenuator 
A/4 A/ 4 >y 4 
A/ 4 
! 
MESFET Quarter Wavelength Attenuator 
'>../ 4 >./4 
>-.; 4 ),./ 4 
TEE Attenuator 
PI Attenuator 
Attenuator Structures 
Figure 1. 
6. 
This analytical work is to provide the 
theoretical support needed to give perspective £or 
several variations of the attenuator circuits with 
regard to MMIC designs. The analysis of operation 
using computer aided design and modelling will 
relate the £igures of merit to the circuit designs 
that are derived and lead to improveQ performance 
of MMIC attenuators. 
7. 
AN INTRODUCTION TO 
MONOLITHIC MICROWAVE 
INTEGRATED CIRCUITS 
The Monolithic Microwave Integrated Circuit 
<MMIC> is becoming a very sought after technology 
in the microwave 
integrated circuits 
electronic circuits, 
have a tremendous 
industry. Just as silicon 
rev~lutioni2ed low frequency 
MMICs 
impact 
are also expected to 
on 11icrowave circuits. 
This introduction is designed to give a brie£ 
for MMICs and su11mary 0£ the 11anufacturing process 
de£ine the most common stuctures used in the 
circuits. 
similar 
co11pared 
In general, the circuits follow very 
designs and processing constraints when 
but the materials to those of silicon, 
used are vastly di£ferent. 
The semiconductor material used for the vast· 
11\SJOrity of MMICs is gallium arsenide. The 
properties of GaAs are better suited to the higher 
frequency applications that MMICs require. The 
outstanding property is the higher mobility 0£ 
electrons in the gallium arsenide material. For 
silicon, the value 0£ the 
1350cm2/V-sec, and for 
mobility is 8500cm 2 1V-sec, 
electron mobility is 
arsenide the gallium 
a factor 0£ 6.3 higher. 
The hole 
similar 
aobilities 0£ the two aaterials are very 
? 1 
ranging from 400cm-/v-sec to 500cm~1v-sec. 
The mobility is directly proportional to the 
diffusion coefficient through the following 
equation. 
8. 
0/u = 0.026V 1. 
D = Diffusion Coefficient 
u = Mobility Constant 
The diffusion constant is used to define Junction 
currents in diodes and transistors, and so the 
mobility ultimately affects the device 
characteristics. The conductivity equation best 
relates the mobility to the material properties. 
a = qnu 2. 
a= ·conductivity 
n = Number of carriers 
u = M~bility of carriers 
Relating mobility to the properties of 
done using the figure 
cut-off frequency. 
of merit equation 
= gm/ C 21TCi L.Z > 
Ci = Gate Capacitance 
L. = Gate Width 
Z = Channel Depth 
9. 
a FET is 
for the 
3. 
4. 
see that i£ the mobility Cu) It is easy to 
increases, the 9 11 0£ the FET will go up, and the 
cut-off frequency of the device will there£ore 
increase. This improvement in the cut-off 
frequency makes GaAs the better choice for the 
MM I Cs where high frequency operation is the 
obJective. 
A second property of gallium arsenide which 
makes it ideal for MMICs is its semi-insulating 
characteristics. Unlike silicon which is 
intrinsically a moderate conductor <2.5ESohms-cm), 
gallium arsenide has a high intrinsic impedance 
C4E8ohms-cJ1l). Only when ion implantation of 
dopant carriers is done does the material gain 
high conductivity. This makes the forming of 
transmission lines on the 
sil1lilar to transmission 
The intrinsic 
gallium 
lines 
GaAs 
arsenide very 
on 
is 
alumina 
a high substrate. 
dielectric, 
capatible 
low loss aubtrate material and is very 
microstrip with sur:face oriented 
transmission lines. 
Processing of Ga As MM I Cs is closely 
correlated to that o:f silicon integrated circuits. 
Since the intrinsic gallium arsenide is 
semi-insulating, no electrical isolation needs to 
be done using isolation diffusion. The first step 
after the wafer is sliced from the crystal ingot 
is the processing of the active devices and 
resistors that require active regions. 
Photolithography is used to expose regions on the 
10. 
photoresist that define the implants. When the 
device implants are finished, ohmic metal is 
formed on the circuits where required, and then 
gold plating is started, all of wh.ich :follows 
similar photolithography processes used £or the 
implants. Two layers of gold are usually 
processed to allow air bridging and the formation 
of plate capacitors. Before the second layer of 
gold is plated, dielectric is applied £or use in 
the capacitors to improve the capacitance per unit 
area ratio. When the second layer 0£ gold is 
completed, the wafer is considered finished and is 
diced into individual circuits. Evaluation of the 
circuit fabrication process can be done through 
out the production sequence as well as after. 
Automatic Network Analyzer measurements will 
further characterize the process_ by measuring the 
circuit performance at micr6wave frequencie~ 
giving exceptional accuracy. 
The most common device used in MMICs 
MESFET. Numerous structural variations 
MESFET exist, but the I-V characteristics 
0£ them can be defined using the gradual 
is the 
of the 
of al 1 
channel 
approximation equations £or the linear and 
is a saturation regions of the FETs. Shown below 
typical configuration £or the GaAs MESFET. 
11. 
D G s 
I· 
..-
- Semi-insulating GaA, 
' . 
;: .......... ;.;,' 
Fi g1.tre 2. GaAs M
ESFET Structure 
with MESFETs, 
Schottky diodes
 are 
Along 
used in MMICs. 
The diode is sim
ply the gate a
nd 
drain connectio
ns of the FET s
tructure, w
here the 
gate is the an
ode and the dr
ain is the cath
ode. 
Resistors are 
processed using
 either "n" or
 "n-+" 
implants depen
ding upon 
required by th
e circuit 
the 
design. 
total resistan
ce· 
Parallel plate 
Dielectric: is 
capacitors are
 also widely 
placed between 
the two gold 
a capacitor 
suitable £or 
used. 
plated layers £
orming 
DC blocking a
nd RF 
bypassing. 
inic:rostrip 
The JllOSt COJlll
lOn 
line. 
structure is 
the 
transmission 
Interconnection
s 
between devices
 are 
mic:rostrip line
s on 
simple and co
nsistant using 
the semi-insul
ating gallium 
arsenide. 
is one 
The advantage 0
£ repeatable co
nnecti.ons 
0£ the main 
selling points
 0£ the 
monolithic circ
uit 
The future 0£ 
design. 
MMICs 
The repeatabili
ty 0£ the 
loo.ks very pr
omising. 
MMIC circuit pe
r£ormance 
and its smaller
 size will enh
ance the 
12. 
quality 0£ 
all microwa
ve systems
. Hybrid 
augmented 
with more e
xtravagant 
eliminating
 much 0£ 
the fine 
hybrid mi
crowave in
tegrated 
designs wi
ll be 
building bl
ocks, 
tuning nee
ded by 
circuits. 
Cost 
reductions 
will be ach
ieved beca
use the ass
embly 
labor will 
be reduced 
£or each s
ystem produ
ced. 
Productivity
 will incre
ase and the
 quality an
d the 
performance
 0£ the
 MM I Cs 
will easi
ly be 
reproduceab
le within 
standard p
rocessing l
imits. 
Fluctuation
s in the 
completed 
top level 
system 
will be g
reatly redu
ced. With
 this mot
ivation 
behind the 
development
al researc
h, the MM
IC is 
expected to
 be an 
invaluable 
asset to
 the 
microwave i
ndustry in 
the very ne
ar future, 
relied 
on as m
uch as the 
silicon int
egrated ci
rcuit is 
today. 
13. 
SUPER-COMPA
CT CIRCUIT 
ANALYSIS 
SUPER-COMPA
CT is a 
developed 
design. 
specifical
ly 
The analys
is 
PROGRAM 
circuit an
alysis 
£or micr
owave 
per£ormed 
relies 
program 
circuit 
on nodal 
£ormulation
 £or solut
ions and 
can there£
ore solve 
extremely 
complex ci
rcuit desig
ns with ex
ceptional 
accurac
y. The 
program i
s a seco
nd generat
ion 
product of 
Compact So
£tware, In
corporated 
and has 
been improv
ed contin
ually over
 the pas
t decade. 
The program
 parallels
 its time 
domain riv
al SPICE 
and perfor
ms much 
0£ the s4m
e signal 
oriented 
analysis. 
The program
 does no 
DC simulati
on 0£ 
circuits, 
but SPICE 
is capable 
of perform
ing that 
task £or m
ost MMIC ci
rcuit desi
gns. 
At the hea
rt 0£ SUPER
-COMPACT 
is the cir
cuit 
model de
scription. 
The desig
ner need
s to 
establish a
n input 
file for 
Super-Comp
act that 
best simul
ates the 
physical 
circuit d
esign with 
the circui
t elements
 known to
 Super-Co
mpact. An
 
example is 
a resistor
 with a va
lue 0£ R o
hms. The 
circuit re
sistor ca
n be mo
delled as 
a lumped 
resistor w
ith the val
ue Rr or i
t can be d
efined as 
a thin-film
 resistor,
 where R
 is de£in
ed by the 
L/W ratio 
and the sh
eet resista
nce rather
 than the 
lumped va
lue R. T
he choice
 is the d
esigner~s. 
Circuit e
lements ra
nge £rom l
umped res
istors and 
capacitors
 to comple
x distribu
ted elemen
ts such as 
Lange coup
lers and m
icrostrip l
ines. 
14. 
Transmissio
n 
line discontinuities inclu
de steps, mitered bends, 
and Junctions in microatri
p lines. MESFET and BJT 
models exist, as well 
as voltage controlled 
current sources. Havin
g numerous options 
placed on 
for 
the 
modelling, very few 
design engineer. 
The models for 
used only a hand full 
the circuit analysis. 
limitations are 
the MMIC attenuator desig
ns 
0£ different elements to 
do 
Transmission lines defined
 
as microstrip lines on g
allium arsenide provided 
the interconnecting co
nductor model. Coupled 
lines modelled closely s
paced pairs 0£ adJacent 
transmission lines. 
Discontinuities in the 
microstrip were excluded
 because of the error 
limitations that exist 
the dicontinuities. 
Discrete resistors, ca
pacitors, and inductors 
comprised the models of t
he PIN diode and MESFET 
transistor. Thin film 
resistors and discrete 
elements modelled bias 
networks used in the 
circuit designs. Open st
ubs were used £or tuning 
and for modelling bias bon
ding pads. 
SUPER-COMPACT is limited
 in its accuracy. 
Restrictions are placed 
on some of the more 
complicated elements, p
rimarily those that are 
frequency dependent, per
taining to the size and 
frequency range for wh
ich the element can be 
considered accurate. The 
limits £or such elements 
are explicitly stated i
n the users manual for 
Super-Compact. In the e
arly design stages, the 
general rule-of-thumb is 
to avoid any elements 
that might be on their b
order line of accuracy, 
and then use them in th
e final versions of the 
15. 
circuit model if the error limits are not in 
danger of being violated. Limits of frequency, 
size, and relative dielectric constant are placed 
on the elements. I£ these constraints are not 
adhered to, the accuracy of the circuit model is 
questionable. The addition of the discontinuity 
might add to the error 0£ the model rather than 
improve the accuracy. In the design of the MMIC 
attenuators, no discontinuities were used because 
the limitation of the line width minimum was 
rarely met. 
Once the circuit design and computer model 
have reached a preliminary design stage, the model 
can be optimized by SUPER-COMPACT's optimizer 
program. The optimizer has the capacity to do 
both random and gradient optimizations. The 
random optimizer uses suedo-random variations of 
parameter values to achieve the desired 
performance, whereas the gradient optimizer uses 
the gradient values of the parameters to find the 
best combination to match the performance. An 
error function is generated by the optimizer to 
define the difference between the calculated and 
the desired responses. Improvement in the error 
£unction signifies to the optimizer that a better 
combination of parameters has been found. A 
useful procedure £or optimization starts with the 
random optimizer. The random optimizer scans the 
entire contour of the circuit response looking £or 
points that better emulate the desired response. 
As such locations are found, the old parameter 
values are replaced with the new values and 
16. 
scanning for an eve
n better point cont
inues. 
Quickly finding the region c
ontaining the optimum
 
match is the result 
of the random optimiz
ation. 
Having found the genera
l location of the mi
nimum 
error function <i.e.
 best match), gradien
t 
optimization is used to
 find the exact locatio
n of 
the minimum. The gra
dients determine the a
mount 
to change the parameter values 
in order to reach 
the minimum value 0£ t
he error £unction. W
hen the 
gradients diminish to 
small values, the minim
um is 
assumed found and 
optimization is comp
lete. 
Layout of the circu
it can be done once
 the 
optimized results are 
acceptable. 
The above introduction 
has reviewed the main 
features of SUPER-COM
PACT. A description 
of how 
the analysis program w
as applied to the atten
uator 
design analysis is a
lso given. Details 
0£ the 
files used £or develop
ing the following ci
rcuit 
designs are contained 
in the appendix. 
17. 
• 
QUARTER WAYE ATTENUATOR 
THEORY AND ANALYSIS 
The aoat £undamental ana
lysis of a quarter 
wavelength absorption at
tenuator requires an 
understanding 0£ the theo
ry behind the quarter 
wavelength structure. 
The principles of the 
quarter wavelength design 
have been studied for 
years and the theory has 
been expounded upon to 
great degrees. A very 
basic review of the 
operation of the structure
 and how it is applied 
to the attenuator design 
will be presented. A 
general understanding of th
e Saith chart and what 
it represents is assu•ed
 known and will not ba 
discussed here. 
Given a normalized load iap
edance of ZL as a 
starting example, the im
pedance can ba divided 
into its real and iaaginary
 parts. 
ZL =a+ jb a= Real 
5. 
b = Iaaginary 
Once the impedance is bro
ken up into real and 
imaginary, the iapedance 
is easily plotted on the 
Smith chart at the point th
at correaponds with the 
complex notation 0£ the im
pedance. 
With the example imped
ance defined and 
plotted, the a££ect of 
adding a quarter wave 
length line can then be stu
died. When a length 0£ 
transmission line is con
nected between the load 
and the source generator, t
he impedance is rotated 
18. 
a distance Lon the Sm
ith 
defined by the percent 
0£ 
chart. The distance Li
s 
the wavelength £or the 
£requency under study. 
25~ would correspond to
 a 
quarter w~vel~ngth piec
e 0£ tranaaission line
. L 
can also be stated i
n terms 0£ degrees. 
360 
degrees is equivalent t
o one £ull rotation, o
r one 
wavelength, and so a q
uarter wavelength wou
ld be 
90 degrees. The rota
tion 0£ the load imped
ance 
places the trans£orme
d impedance on the e
xact 
opposite side of the Sm
ith chart. The transfor
med 
impedance is now the i
nverse load impedance 
with 
respect to the normaliz
ing impedance. 
For a purely resistive
 ZL that is much less 
than the normalizing im
pedance, which is typic
ally 
50 ohms, the quarter
 wavelength transform
ation 
causes the impedance 
to appear as a lar
ge 
resistive load. This
 new impedance is e
asily 
matched to the 50 ohm s
tandard by placing a 50
 oh~ 
resistance across the 
·transmission line at
 the 
generator connection. 
The computer generate
d 
plots given in figure 
3 show the trans£orma
tion 
sequence for a purely r
esistive load studied 
from 
8GHz to 12GHz. Part 
1 shows the plot 0£
 the 
resistive load in ser
ies with a short lengt
h 0£ 
transmission line. P
art 2 shows the transfo
rming 
effect the quarter w
avelength line has o
n the 
saall resistance. A
t the input of the cir
cuit, 
the impedance now appea
rs as a large resista
nce. 
The final plot, P
art 3, shows the m
atch 
improvement the shunt 5
0 ohm resistor causes. 
The 
19. 
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Part: 3 
transmission lin
es used 
wavelength at 
10GHz on 
12.9). 
correspond 
gallium 
to a quarter 
arsenide <Er=
 
This trens£oraa
tion applies to
 the high loss
 
state 0£ the 
attenuator w
here the shunt
 devices 
are highly re
sistive. The 
low value of 
the 
central device
s is transforme
d using the qu
arter 
wavelength lin
es, and then 
matched with an
other 
shunt device wi
th a resistanc
e close to 50 
ohms. 
By increasing 
the number of 
stages, each st
age 
containing an 
additional dev
ice and transmi
ssion 
line, the VSWR
, the band wid
th, and the ma
ximum 
attenuation can
 be iaproved. 
The impedance 
of the quart
er wavelength 
transmission l
ine is dicta
ted by the 
load 
impedance and 
the impedance
 of the sou
rce 
generator <norm
alizing impedanc
e). For the single
 
stage transform
ation 
the ideal matc
h uses 
by the equation
 below. 
giv~n as an e
xample above,-
a line impedan
ce determined 
6. 
The line impeda
nce will obvio
usly be betwee
n the 
values of 2 0 a
nd ZL £or the 
simple single 
stage 
structure. As 
will be shown, 
this is not the
 case 
when the resis
tive high loss
 and the capac
itive 
low loss states
 are considered
 together. 
The low loss 
state 0£ the 
attenuator has 
added capacita
nce to grou
nd shunting 
the 
trans~ission li
ne at quarter 
wavelength inte
rvals. 
The resistance 
of the devices 
has been elimin
ated 
22. 
by 
and 
the 
controlling th
e biasing 0£ 
the 
only the devic
e capacitance
s 
transformation
 0£ 
shunt devices
 
remain. Unlik
e 
state, the 
capacitance 
characteristic
 
has a 
the 
direct 
highloss 
e:ff'ect 
impedance o:
f the 
on the 
complete 
structure. 
attenuator 
The 
as 
low loss anal
ysis can cons
ider the 
one long tran
smission line
 rather 
than as indiv
idual quarte
r wavelength 
sections. 
The capacita
nce is a
ssimulated i
nto the 
transmission 
line model as
 additional c
apacitance 
to ground. B
elow is the c
lassical mode
l for the 
transmission 
line. 
L R 
=+ fG: 
Fig1.1re 4. Transm
ission Line Mode
l 
With the add
itional capac
itance 
the characte
ristic impedan
ce of the 
to ground, 
quarter wave· 
structure dec
reases causing
 a mismatch w
ith the SO 
ohm system im
pedance. The
 equation def
ining the 
characteristi
c impedance o
:f a transmiss
ion line is 
presented belo
w. 
zc = CR+jwLJ/C
G+jwCJ 
7. 
R = L.ine Res
istance 
1.. = Line In
ductance 
G = Line Co
nductance to G
round 
C = Line Ca
pacitance to G
round 
23. 
To countera
ct the drop 
in impedanc
e, the 
impedance 
0£ the quar
ter wave l
ines increas
es. 
The line w
idth is nar
rowed causi
ng the un
it 
capacitance 
0£ the line
 to drop w
hile the un
it 
resistance a
nd the unit 
inductance 
increase. T
he 
net effect 
after the c
apacitances 
of the shun
t 
devices are 
included is 
a close matc
h to 50 ohm
. 
The width va
riation is su
ch that the
 match is a
t 
is optiaua. 
Unlike the 
resistive 
transformati
on, the 
capacitively
 loaded 
transmission
 line is 
inherently b
road band. 
The impedan
ce variation
 
affects all 
frequencies 
uniformily, 
and so the 
aatch to 
50 ohms rem
ains consta
nt across
 the 
frequency ba
nd. In fig
ure 5 is sh
own the e££
ect 
on the re
flection co
efficient 
0£ having 
a 
capacitively
 loaded SO
 ohm trans
mission lin
e. 
Also shown i
s the improv
ement the va
riation of t
he 
line width 
causes o
n the magnit
ude of 511.
 The 
first plot 
shows the SO
 ohm, quart
er wavelengt
h 
transmission
 line witho
ut any adde
d capacitanc
e. 
The variatio
n with frequ
ency is due
 to losses 
in 
the transmis
sion line 
that were in
cluded in t
he 
model, and 
a slight m
ismatch beca
use the lin
e 
impedance wa
s slightly 
less than 
SO ohms (48.98 
ohas>. The 
second plot 
shows the re
sult 0£ addi
ng 
a .lpF capa
citance to 
the midpoint
 0£ the lin
e. 
The magnitud
e 0£ S11 in
creases to .
2 compared 
to 
the original
 value 0£ .
02. The th
ird plot sho
ws 
the results
 0£ allowin
g the line
 impedance 
to 
coapenaate 
for the adde
d capacitanc
e. The wid
th 
is decreased
 which incre
ases the lin
e impedance 
to 
24. 
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•~•qu•ncy 
l<.,n9 .. 
8 ro l2 
62 ohms. 
transmission 
the original 
is required. 
The 
line 
so 
equivalent impe
dance 0£ the 
and capacitor is 
very close to 
ohm line, and no 
£urther matching 
When both the h
igh loss and th
e low loaa 
attenuator s
tates are 
considered toge
ther, 
compromises in 
the transmission
 line impedance 
must be made. T
he high loss stat
e wants a lower
 
line impedance th
an does the low 
loss state. When
 
the two states 
are studied mo
re closely, the 
impedance 0£ the 
line has more of 
an influence on 
the low loss s
tate where the 
matching is done
 
exclusively by t
he transmission
 line impedance
. 
The high loss sta
te also has the 
resistance values
 
0£ the shunt dev
ices to do the m
atching with, and 
is not totally de
pendent on the li
ne iapedance. 
The values 0£ 
the shunt resis
tances are 
crucial to obtain
ing the lowest V
SWR possible 1~ 
the high loss sta
te. When the fr
equency band is
 
over an oc
tave, the match
ing 0£ the h.igh
 loss 
state becomes dif
ficult. Referrin
g back to figure 
xx, it is 
obvious that 
the iapedance 
transformation 
is highly depen
dent upon the 
frequency. By 
chosing the bes
t contour of 
resistances for 
the shunt devices
, the VSWR can be
 
made acceptable 
£or the comp
lete range of 
frequencies. 
Simple matrix 
analysis 0£ the
 
attenuator st
ructure using 
three shunt devi
ces 
results in the 
following equatio
n £or the inpu
t 
impedance to the 
attenuator. 
8. 
27. 
gl = Conductance of Outer Two Devices 
g2 = Conductance of Central Device 
Solving £or Zin equal to 
gl -to - gz can be found. 
gl = .278 
g2 = • 6 0 5 
50 oh11s, the ratio of 
9. 
The resistance of the outer device is a fac
tor of 
two larger than the central device. W
hen the 
attenuator is expinded to five shunt devic
es, the 
results show the same variation contou
r. The 
outer two devices have the highest iapeda
nce of 
all five. The inner tw6· devices have a l
ower-
has the 
computer 
quarter 
support 
impedance while the inner 
lowest impedance of all the 
optimization of the PIN 
wavelength attenuators was 
this prili11inary analysis. 
Having reviewed the 
structure and its affect on 
most device 
devices. The 
and MESFET 
expected to 
quarter wavelength 
both the high and the 
lowloss attenuation states, the ground w
ork has 
been laid for doing the actual MMIC circuit
 design 
for the PIN diode and the MESFET attenuator
s. 
28. 
PIN DIODE 
The ?lanci:i:' GaA
a 
designs 
Model Derivation 
PIN 
with 
Dio~e 
its 
lends itsal£ to
 
surface oriente
d 
MMIC circuit 
structure. 
The planar diod
e is a new de
vice in 
monolithic micr
owave integrat
ed circuits a
nd is 
not readily av
ailable. R. Tay
rani (1 J has produce
d 
numerous a
rticles concern
ing progress i
n both the 
manufacturing a
nd the small 
signal modelli
ng of 
the diodes. T
he research cen
tered on two de
signs 
that are feasib
le as MMIC dev
ices. The firs
t is 
the Shallow 
Trench Gap P
lanar Diode. 
The 
structure u
tilizes an 
etched trench
 of 
approximately 
2 um depth a
t the p-intri
nsic 
Junction and t
hen-intrinsic 
Junction Cfig.
6 >. 
The result is 
a lower capacit
ance when the 
diode 
is in the rever
se bias state 
and a lower fo
rward 
" o n " r e a i a t a n c
 e c o ra pa r e d t o
 a t ·o t a l 1 y s 
u r £ a c e 
oriented PIN di
odes. The tre
nch is reporte
d to 
have a simple
 manufacturing
 process that
 will 
yield better 
diode charac
teristics, but
 the 
process is no
t considered a
s a standard i
n the 
industry and few
 IC foundries h
ave the proces
sing 
capability to p
roduce the trenc
h gap diode. 
The second str
ucture is the
 interdigitated
 
diode. The 
design, altho
ugh 
produced, resul
ts 
ideal than th
ose 
in characterist
ics 
more comm
only 
that are less 
trench. The 
the shallow 
forward resista
nce 
o-f 
is higher b
ecause o-£ its
 
completely su
r£ace oriented 
structure. InJe
ction 
of current into
 the intrinsic 
region under fo
rward 
29. 
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plane 
bias does not have th
e vertical advantage
 that the 
trench gap diode ha
s. Also, due to 
the close 
proximity of the an
ode and cathode fi
ngers, the 
reverse bias capacit
ance of the diode 
is greateT 
than the trench g
ap capacitance for
 a given 
periphery size. 
For the design of th
e PIN diode attenua
tor, 
the interdigitated 
structure was chosen
 for its 
more commonly proc
essed structure an
d for the 
design problem the 
"worse case" 
characteristics 
presented. The in
terdigitated diode 
has been 
characterized by t
he physical dimens
ions of the 
structure and by 
the number of inte
rdigitated 
fingers used, so t
hat properties of 
any diode 
configuration can be
 easily approximated
. Tayrani 
developed empirical
 formulas for the 
PIN diode 
relating the number 
of ~ingers <N>, the
 length of 
the fingers(!), the wid
th of the fingers <W>
, the 
inter-electrode spac
ing <S>, and the 
D.C. bias 
point. The two par
ameters of intere
st are the 
reverse bias capac
itance and the fo
rward bias 
resistance. The f
irst parameter, th
e Junction 
caP,acitance, is 
simply modelled 
as an 
interdigitated capa
citor. The resi
stance is 
dependent upon both 
the D.C. bias poin
t and the 
physical dimensions.
 The following two
 equations 
from Tayrani define 
the capacitance per 
unit area 
and the forward resi
stance of the diode.
 
10. 
31. 
The D. C. 
Ide= DC bias Current 
u = Average Hole & Electron 
Mobility 
11. 
~ = Effective Minority Carrier 
Lifetime 
current for the interdigitated 
diode is given by the following equation involving 
the diode voltage. 
I = I 0 Cexp<qV/3kT> - ll 12. 
= 150pA : Determined from 
Device Geometry 
V = Diode Voltage 
Important to the accuracy of any circuit 
design simulation are reliable small signal device 
models. These models are generated through 
of model parameters to fit rigorous optimization 
measured device data. The topology of the model 
must account for actual device operation and each 
model parameter must mirror a characteristic of 
the device. The interdigitated diode was produced 
32. 
and 
model 
measured by 
developed. 
of 
Tayrani 
This 
and 
model 
the MMIC 
the corresponding 
is used 
attenuator 
for the 
designs development 
incorporating 
comparable 
pin diodes 
results can 
and it 
be 
is assumed that 
obtained by an 
equivalent diode structure and process. 
The forward bias 
parasitic elements at 
model 
both the 
(:fig. 7 ) contains 
anode and cathode 
terminals. These are inherent to the diode design 
and 
The 
will vary only with the size 
Junction o:f the diode is 
of the diode. 
modelled as a 
parallel RC network with the resistance value much 
less than the reactance of the capacitor for 
microwave frequencies. By ignoring the effect of 
the capacitancepthe diode ca·n be 
as a bias dependent resistor with 
when the diode is well into 
modelled simply 
a miniraum value 
the forward bias 
region. For the diode presented by Tayranip this 
resistance is 27 ohms. 
Anode 
Lead 
Forward 
Rf 
r"V""1"'Y'\---10~-Vv"v 0 
27 min 
Figure 7. PIN Diode Model - Forward Bias 
33. 
Cathode 
The reverse bias model <f
ig. 8 ) contains the 
same parasitics as th
e forward model,, yet th
e 
Junction is represented
 as a series RC network
. 
In this state the Junctio
n capacitance is the main
 
element. With the int
rinsic region swept out 
of 
0£ the 
all avail.able carriers
,, the resistance 
region becomes quite high
. Its effect is minimal
 
compared 
capacitance 
resistance 
to 
resistance of 
the reactance of the
 
and 
is 
can 
small 
be neglected. 
and accounts 
Junction 
The series 
for the 
both the p and n region
s and the 
oh Ill i C contacts. From
 
Junction 
the results 
capacitance 
stated 
is 
by 
39 
Tayrani,, the 
fellltofarads and the serie
s resistance is 3 ohms. 
Reverse 
Anode 
Lp cj Rs Lp 
t-o 
Cathode 
Lead o L
ead 
25ph 3 25ph 
Cp T 2ff 39ff 2ff Cp T 
Figl.lre a. PIN Diode Model - Reverse
 Bias 
A first order on-to-off r
atio figure of merit 
is easily 
forward 
reactance 
derived for the diode b
y dividing the 
resistance the 
reverse Junction 
at 10GHz. 
by 
The value is 24dB. 
To 
34. 
decrease the forward resistance o:f the diode, the 
periphery of the diode can be increased, yet this 
will also increase the Junction capacitance. The 
effect on the on-to-off ratio will be negligible, 
yet the lower resistance may prove to be more 
advantageous than the higher reverse reactance. 
For this very reason the diode is doubled in si
ze. 
Tayrani used a diode consisting of four fingers, 
each :finger 800um long, and W = S = 2um. From t
his 
diode layout, a configuration with twice the to
tal 
area was designed. The length o:f the :fingers was 
shortened to l90um, the number of fingers was 
increased to 30, and the width and the spacing 
were kept constant. The resulting diode model and 
layout are given below and re:f lect 
utilized in the MMIC attenuator design. 
. 
Interdigitated PIN Diode 
Anode 
... ... ... 
,... 
i 
-
I 
-
Cathode 
w =S=2um 
N =30 
F 
L 
= 
inger 
ength 
190um 
t:::=: 
p 
I 
N ,.i---
Figure 9. Planar PIN Diode Design 
35. 
the model 
DIODE MODELS 
SCALED 
Reverse 
Lp Cj 
.. Anode I _ 
Lead a----ci--.-~S~Onp~h~_J. r"' 
Anode 
Lead 
4££ 78££ 
Forward 
50ph 
Cathode 
----o Lead 
Cathode 
SOph 
4££ 13 
min 
4ff T Cp 
Figure 10. Scaled PIN Diode 
36. 
PIN ATTENUATOR DESIGN 
The design of the PIN attenuator was 
dependent on a any circuit and process 
specifications. The design was based upon a pin 
diode attenuator <serial number 0604CFl> produced 
in hybrid form by American Electronics 
Incorporated of Landsdale, Laboratories, 
Pennsylvania. 
manufactured 
The MIC des~gn uses pin diodes 
by Alpha Industries of Woburn, 
Massachusetts and are specified to have a maximum 
Junction capacitance of .15 picofarad. The 
minimum forward resistance of the diodes ranged 
from 1 to 2 ohms. Th~ quarter wavelength 
transmission lines are fabricated on 25 mil thick 
alumina substrate and the impedances range fro~ 51 
to 63 ohms. 
used to tune 
At 
the 
designated points, 
circuit. Tapered 
open stubs are 
bonding ribbons 
6 mils wide connect the diodes to the transmission 
lines and 
terminals. 
the 
Bias 
lines to 
is brought 
the 
on 
input 
chip by 
coiled bond wire .5 inches long and 
and output 
means of a 
wound three 
times creating an inside diameter 0£ 26 mils. The 
15 
is 
equivalent inductance is 
nanohenries. 
provided by a 25 
RF bypass 
picofarad 
capacitors also provided 
needed by the five diodes. 
0£ 
known 
the 
to be 
inductor. 
chip capacitor. Chip 
the bypass to ground 
Resistors connected to 
the cathodes bias 
operating points. 
the diodes at their optimal DC 
The diagrams contained on the 
37. 
following 
with the 
pages show 
element 
the circuit con£iguration
 
values and the typica
l 
performance of the AEL atte
nuator. 
The MMIC configuration 
was 
conform to the quarter 
wavelength 
designed to 
structure and 
the performance specif
ications of the AEL 
attenuator. The attenua
tion was expected to be 
centered at 40dB across the
 lOOX frequency band of 
5GHz to 15GHz. The insert
ion loss had to remain 
less than l.SdB up to 1
0GHz and less than 2dB 
through 15GHz. VSWR in 
and out was to be well 
below lOdB to prevent 
any reflective problems 
associated with cascadin
g the attenuator or 
placing the attenuator
 within an amplifier 
l i n e - u p • F i n a l l y , o n c e 
t h·e c i r cu 1 t w a s d e s 1 g n e d 
to meet these operatio
nal requirements, the 
circuit had to be produc
ible in MMIC form. The 
circuit layout had to co
nform to preset design 
rules in order £or it to 
be assured a high yield 
percentage after processin
g was completed. 
With these constraints
 established, a 
preliminary circuit model 
was defined including 
the quarter wavelength tran
smission lines and the 
five PIN diode models, 
but excluding any bias 
circuitry. This simplisti
c model was entered into 
SUPER-COMPACT and optimiz
ed to meet the given 
specifications. This b
asic circuit analysis 
determined the feasibility 
of the proposed design, 
and the results supported
 such a circuit. As 
expected, the resistance 
of the middle diode 
decreased to its minimum o
f 13 ohms. The doubling 
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100 
of the diode size w
as obviously needed 
to obtain 
the high attenuatio
n while maintaining
 the VSWR 
and insertion loss a
t their required lev
els. 
Having done this ini
tial analysis, the 
model 
was expanded to incl
ude more of the par
asitics and 
discontinuities o
riginally omitted
. These 
included transmissi
on line discontin
uities and 
coupling between adJ
acent transmission l
ines. The 
MMIC deisgn in fig
ure 14 shows the c
oupling and 
discontinuities that
 existed. With the
 expansion 
of the computer f
ile, a first ver
sion of the 
layout was done to
 provide a visual a
id showing 
what needed to be
 modelled and to 
establish 
realistic limits on 
the size of transmis
sion lines 
and the overall circ
uit dimensions. 
The circuit mode
l, in its final 
form, 
included five diod
e .models, bias 
circuitry, 
coupled lines, 
and transmission
 lirte 
discontinuities. C
are was taken to a
void using· 
any element defined 
by SUPER-COMPACT th
at was not 
well within its e
rror limits. The o
ptimization 
varied <l) line leng
ths, <2> line wid
ths, (3) 
diode forward resist
ances, and <4> th
e amount of 
coupling between 
lines. With the
se £our 
variables, the mod
el was optimized for
 40dB flat 
attenuation and VSW
R in and out of 
less than 
2-to-1 across the f
requency band of 5-1
5GHz The 
optimization provid
ed two interesting
 results. 
The first showed tha
t for flattest atten
uation the 
diode 
inverted 
lowest 
:forward resistance 
.. u •• contour. The 
VSWR was obtained 
41. 
values 
second 
using a 
:followed 
showed 
an 
the 
"V" contour 
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(fig. 12) for the resistance values. 
Depending on 
the most critical factorr at
tenuation flatness or 
VSWR, the attenuator could 
be tuned by using 
off-chip bias resistors to 
provide the desirad 
results. The "V" contour su
pports the theory for 
the quarter wave attenuator t
hat predicted such a 
resistance variation would 
produce the lowest 
VSWR. 
Final optimization was done on
 the circuit to 
assure that the best possi
ble configuration for 
the given constraints had 
been found. The 
computed circuit performanc
e is presented in 
figure ss on the next two pag
es. With the circuit 
model predicting acceptable re
sponses, the circuit 
was then laid out in its fina
l form. Transmission 
line lengths and line wid
ths of the layout 
corresponded with those in 
the file as did the 
coupled line spacings and len
gths. When done, the 
conformity of the layout to t
he computer file was 
checked to eliminate any in
consistancies between 
the two. The completed vers
ion of the MMIC pin 
attenuator is shown in figure
 14. on the following 
page. 
MMIC CIRCUIT DESIGN ANO OPERATION 
DC bias for the diodes is b
rought onto the 
chip by means of a spiral 
inductor. The small 
signal model of the discrete 
spiral was produced 
separtely from the analysis o
f the attenuator. A. 
Tenedorio < 2) performed measureme
nts on a five 
turn spiral and then ·o
ptimized the model 
43. 
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parameters to the data. The spiral has a modelled 
inductance 0£ 3.2 nanohenries and an associated 
capacitance 0£ .12 picofarad to ground. The 
capacitance 0£ the spiral becomes ~ritical at 
higher £requencies causing the spiral to look more 
like a short to ground than an open circuit. The 
size 0£ the spiral could not be made arbitrarily 
large becuase 0£ the increase in capacitance. The 
five turn spiral proved to be a £air compromise 
betw~en the needed inductance and unwanted 
capacitance. The spiral conductor width was 
maintained above the electromigration limit of the 
gold conductors so it could handle the 70 to 80 
milliamps needed by the PIN diodes £or DC biasing. 
The external bias supply con-nection to the spiral 
is RF shorted to ground by means 0£ a 38 picofarad 
·capacitor connected to a via hole to ground. No 
further external bypass is needed since the large 
on-chip capacitance provides the needed RF bypass 
to ground. 
The anode 0£ each diode is connected to the 
quarter wave transmission line by means 0£ short 
lengths 0£ line. The diodes are RF bypassed to 
ground using 10 pico£arad capacitors and via hole 
connections. The 0££-chip bias resistors are 
connected by bond wires to pads directly below the 
cathode 0£ the diodes. These bias resistors were 
kept o£f the MMIC circuit because 0£ their size 
and their use as bias tuning elements. The 
resistor bonding ·pad has some capacitance to 
ground associated with it, but the additional 
capacitance improves the RF ground. 
47. 
The interconnecting quarter 
transmission lines contain numerous 
wavelength 
coupled lines 
and meanders. The circuit model is limited
 in the 
amount of coupling it can include and the a
ccuracy 
of modelling bends in a transmission line. 
With 
these constraints in mind, the circuit des
ign was 
planned around as few closely coupled lin
es as 
possible and with well compensated bends. 
Spacing 
between adJacent lines was at 
the coupling could be modelled, 
least 100um unless 
in which case the 
spacing was free to vary. Also, the 
coupling 
length of adJacent lines was kept small to 
limit 
Mitering 
of the 
the total amount of unmodelled coupling. 
of both the inside and outside corners 
bends was done according to· 
figure ddd from T. C. Edwards 
is expected to compensate 
guidelines stated in 
( 3 ) • 
:for the 
The mitering 
increase in 
capacitance that a typical go degree bend c
auses·. 
The MMIC PIN attenuator is 
of the AEL MIC attenuator. The 
a close facsimile 
design emulates 
the original quarter wavelength format and 
mirrors 
the performance of the hybrid circuit. Th
e only 
drawback o:f MMIC PIN attenuator 
is the 
manufacturing 
the 
of the planar PIN diode. Once the 
diode gains processing experience, the pro
duction 
of reliable MMIC PIN attenuators will be po
ssible. 
1 ---!-~o.6 
J2w 
b~0.57w 
.,, 
w 
I> 
Figure 15. Mitered Transmission Line 
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MESFET MODEL DERIVATION 
The GaAs MESFET is a common microwave device 
and is used in circuits ranging from broadband 
amplifiers to T/R switches. The use of MESFETs in 
attenuator designs is being looked at more closely 
and many innovative circuit designs are the 
result. Models used £or the circuit design 
process have been carefully studied to insure that 
the small signal characteristics are represented 
correctly. The development of any model used in 
the design of attenuator circuits must account for 
the channel resistance and ~he associated channel 
capacitance of the FET. The typical model uses a 
drain-to-source resistor, a drain-to-source 
capacitance, and a gate capacitance as the ma~n 
elements. Parasitics embellish these three main 
elements and add to the accuracy of the overall 
model. The voltage controlled current source that 
is common to the FET models used in amplifier 
design work does not exist for the FET models 
developed. The drain bias current is zero £or the 
FET when it is used as a switch, and therefore the 
transconductance associated with the FET channel 
is also zero. 
Two separate models were chosen to provide 
a basis of comparison and a means of Judging model 
validity. The model topologies were developed by 
W. R. Curtice(4)and Y. Tajima(S), the former employed 
the model to determine the parasitic element 
49. 
values 0£ a FET, and the latter used the model £or 
microwave switching 
contain both the 
circuit 
channel 
design. The models 
resistance and the 
drain-to-source capacitance as well as parasitic 
resistances, yet 
the two models. 
the two distinct 
capacitances, inductances, and 
slight variations exist between 
The diagram 
topologies. 
below represents 
With the topologies chosen, data was measured 
for the 600um MESFET at 0.0 volts across the drain 
and source terminals. Data was taken for £ive 
speci:fic gate bias points: Ov, -lv, -2v, -3v, and 
-4v. With a gate bias 0£ -4 volts, the transistor 
that was measured had a drain current o:£ less than 
2 milliamps when drain bias was apllied. Since 
the drain current was less than 2% of Idss 
Cl20ma>, the transistor was considered in the 
pinch off region and no further data points were 
needed. The measurements were done on a 
Hewlett-Packard 8410-B Automatic Network Analyzer 
using a twelve term 
and an eight term 
error correction calibration 
microstrip calibration. The 
MESFETS 
standard 
typical 
devices 
measured were manufactured using a 
the 
via 
MMIC process and therefore 
MMIC FET. The FETs measured 
with 50 ohm microstrip lines 
substrate. The source was 
represented a 
were discrete 
in and out 
grounded by 
on 
a GaAs 
hole connection and the gate and drain were 
connected to the 50 ohm lines. The GaAs chips 
containing the FETs were mounted on gold plated 
carriers with 50 ohm microstrip lines on alumina 
substrate providing the connections to the edge of 
so. 
GATE 
LEAD 
GATE 
LEAD 
.Cg 
Rg 
TAJlMA -
CURTICE 
SOURCE 
GROUND 
RAYTHEON 
Csd 
Rd 
Rsd 
SOURCE 
GROUND 
Ld 
Figure 16. MESFET Switch Models 
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DRAIN 
LEAD 
DRAIN 
LEAD 
the carrier. The carriers were placed 
fixture specifically designed for the 
carrier and then connected to the ANA. 
in a test 
MMIC chip 
The 50 ohm 
alumina microstrip lines were 
the measurements using the 8 
calibrated out of 
term microstrip 
calibration. 
Bias was provided to the gate and the d
rain 
by means of bias tees that maintained the
 on-line 
bias to within .01 volts at the 
carrier 
connection. While the bias voltage from 
drain tc 
source was kept at O volts, the gate b
ias was 
varied from O volts to -4 volts. 
By the 
limitations of zero drain bias and gate
 voltage 
below pinch-off, the FET was assumed to 
remain in 
the linear region. For· the typica
l MESFET 
considered, the average pinch-off volt
age was 
-4.11 volts. The spread for such a tr
ansistor· 
varied from -3.5 volts to -4.6 volts,
 so the 
actual gate bias that was needed for 
pinch-off 
to transistor. varied from transistor 
The S-parameters 0£ the FET were 
over the frequency range 0£ 2-18GHz by
 
The parameters were entered into a data 
use by SUPER-COMPACT. The models were 
to fit the S-parameters at the specific 
measured 
the ANA. 
bank for 
optimized 
gate bias 
points and then compared for accuracy by 
means of 
their error functions as defined by SUPER-
COMPACT. 
It was found that the model developed by
 Curtice 
consistantly provided a better match to 
the data 
than the TaJima model. Although simpler 
in form, 
the TaJima model was ruled out as the mod
el to use 
£or the attenuator designs due to it
s poorer 
52. 
representation 0£ the S-parameter data. The 
Curtice model better simulated the gate-to-channel 
capacitance and the channel resistance 
distribution. 
With the model chosen and the model 
optimized at the distinct bias points, it was then 
fitted to a gradual channel, linear region model. 
The purpose of the fitting was to allow the 
modelling of the variation of the FET model with 
respect to voltage and thereby optimize the 
attenuator designs using the voltage as the 
variable. The channel resistance 0£ the GaAa 
MESFET is known to follow the classical theory for 
a FET in the linear region of operation. With the 
FET guaranteed to be in the linear region, the 
resistance varies inversely to the gate,voltage as 
shown below. 
= 13. 
Raso = Channel Resistance with Vg = 0 Volts 
The capacitances were found to decrease as 
the gate bias increased. The decrease could not 
be uniquely related to the voltage change since 
the location 0£ the capacitances was not 
considered constant. In other words, the 
locations of the nodes 0£ the model were not fixed 
with respect to the actual FET. The distributed 
RC network was free to move within the actual FET 
and could not therefore be related to voltage 
alone. To combat this uncontrolled variation and 
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yet develop a 
specific models 
FET in the "on" 
voltage dependent model, two 
were derived. The first was £or a 
state. The gate voltage v4ried 
only the channel resistances while the 
capacitances remained constant. The second was 
not variable and modelled the FET at -4 volts bias 
near pinch-a££. These two models gave 
satisfactory results as well as allowed the use of 
a voltage controlled model in the circuit design. 
These two models are shown below. 
The 600um models proved to be a credible 
representation of the measured data even as the 
gate voltage was varied. Scaling of the FET model 
was then done to increase the possible circuit 
design alternatives. The choice 0£ scaling to a 
200um FET was based upon its direct relationship 
with the 600um con£i9uration. The 600um FET 
contains six gate fingers of lOOum width each. 
The 200um contains only two gate £ingers of lOOum 
width, but otherwise the structure is identical to 
that of the 600um FET <f'ig. 18 ·). Scaling involved 
merely multiplying the model parameters by the 
appropriate £actor: Resistances and inductances 
were increased by a factor of' three, and all 
capacitors were decreased by a factor of three in 
accordance with basic circuit theory. With the 
scaling done, four FET models existed £or use in 
the attenuator circuit design. 
Advantages of betweeen the two FET sizes 
varied causing them to be the optimal choice in 
different circuit configurations. The 600um FET 
had a smaller channel resistance and larger 
53b. 
Voltage Controlled 
Model 
GATE 
LEAD 
GATE 
LEAD 
.OOIPH .1346 
l.203 
SOURCE 
GROUND 
Rl =.40*RDSll/(l-Vg/Vp)I 
R2 =.27*RDS[l/(I-Vg/Vp)) 
R3 =.)l*RDS(l/(1-Vg/Vp)) 
RDS= 6.409 
Pinch Off 
Model 
Rg 
.OOIPII • I 346 
DRAIN 
LEAD 
DRALN 
LEAD 
I. l 9PII 
SOURCE 
GROUND Figure 17. Voltage Controlled and 
Pinch Off Mc,dels 
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capacitanc~. This inherently made 
a lower 
suited 
impedance 
to signal 
than the 200um 
transmission. It 
the 600um 
and was 
was found 
have 
well 
that 
the lowest insertion lo~~ £or the S6~ias ~lement 
attenuators was obtained using the 600um as the 
series leg. The 200um gave less desirable 
results. Greater attenuation was also achieved 
using the larger FET as the shunt device, but the 
increased capacitance proved to be detrimental at 
higher frequencies for the low loss attenuation 
states. In the circuits reviewed, the best overall 
configurations used 600um FETs as the series 
elements and the 200um FETs as the shunt elements 
to ground. Further discussion of the different 
circuit configurations ~s included in the 
individual sections on the attenuator designs. 
Source 
6001111 PET 
Drain 
Gaea 
Source 
200ua F!T 
Drain 
Gaea 
Figure 18. 600um and 200um MESFET Designs 
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Source 
MESFET QUARTER WAVE 
ATTENUATOR 
CONFIGURATION 
The quarter wave MMIC PIN diode a
ttenuator 
was designed around the AEL MIC P
IN attenuator. 
The MMIC attenuator used ~ive dio
des shunting a 
transmission line at intervals 0
£ a quarter 
wavelength. Design alternatives w
ere few, since 
the attenuation had to be 40dB, and 
the insertion 
loss less than 2dB across the 
band. Device 
alternatives were also :few. The
 PIN diode had 
Just recently been introduc·ed to th
e MMIC world, 
and is not a widely manufactured de
vice. Yet one 
possible design still existed that 
needed to be 
evaluated. This particular design
 replaced the 
PIN diodes with GaAs MESFETs, but ke
pt the quarter 
wave structure. I£ the circuit anal
ysis supported 
the proposed design, then the 4
0dB attenuator 
would be readily realizable in MM
IC form. The 
processing of MESFETs in MMIC circui
ts is commonly 
done by all Ga As foundries and 
the device 
characteristics are well do
cumented and 
measureable. 
review of the 
the 
A brie£ 
quarter wave structure is 
choice. 
either 
Numerous 
the PIN 
structures 
diode or 
combinations of series and 
reasons 
needed 
are 
the 
shunt 
many, yet certain configurations 
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for retaining 
to veri:fy the 
possible 
MESFET. 
using 
The 
elements were 
were discarded 
based on expecte
d performance 0£ 
the design and 
also the results
 of the PIN att
enautor. Series 
PIN diodes were n
eglected because 
of the increased 
biasing problems
 they would pr
esent ~nd their 
inherent unavai
lability. In 
general, series 
devices were not
 considered feas
ible because of 
the deterioration
 0£ the insertion
 loss caused by 
the series eleme
nts. The MESFET
 had a minimum 
series resistance
 0£ 8.9 ohms for
 a gate width of 
GOOum. Combini
ng this series 
loss with the 
increased reac
tive loss 0
£ the larger 
drain-to-source c
apacitance, the 
total insertion 
loss was expected 
to be well above 
the 2dB level, 
and so the serie
s elements were 
not incorporated 
into the desig
ns. The qua
rter wave shunt
 
con£iguration sti
ll appeared to 
be the optimum 
one, and so the 
design 0£ the M
ESFET attenuator 
used the quarter 
wavelength struct
ure. 
Along with using 
all shunt devices
, the total 
number of devices
 was also left at
 five. From the 
results of the P
IN attenuator de
sign, the large 
attenuation was
 going to re
quire that the 
impedance 0£ the 
central element b
e on the order 
of 10 to 15 o
hms. The GOOum
 FET would be 
sufficient £or t
he role, but w
ould increase the 
insertion loss 
and the input/ou
tput VSWR. The 
additional four 
shunt elements w
ere expected to 
add to the atte
nuationr but m
ore importantly, 
improve the re
£lection coe££i
cients and the 
attenuation flat
ness. The choi
ce 0£ these four
 
additional device
s was made consid
ering the lowest 
resistances need
ed £or £lat att
enuation and the 
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affect on insertion loss the drain-to
-source 
capacitance would have. 200um FETs were c
hosen as 
the outer devices and both 200um and 600
um FETs 
were analyzed as the inner devices. 
600um FET was also exchanged for the 
the attenuation barely reached 35dB 
The final two configurations chosen to 
the complete design process are listed 
DEVICE COMBINATIONS 
DEVICE: OUTER-INNER-CENTRAL-INNER-OUTER 
200UM-200UM--600UM--200UM-200UM 
200UM-600UM--600UM--600UM-200UM 
The central 
200um, but 
at midband. 
go through 
below. 
NAME 
2-2-6 
2-6-6 
With the above topologies defined, analys
~s 
of the diff·erent design alternatives w
as done. 
The 2-6-6 had no problem in attaini
ng the 
attenuation desired, but the insertion 
loss was 
too high. At 15GHz in the low loss sta
te, the 
loss was 5.6dB, and the reflection coeff
icients 
were above the -lOdB limit previously estab
lished. 
A slight improvement of the low los
s state 
required reducing the attenuation of the h
igh loss 
state. With both the attenuation 
and the 
insertion loss now unacceptable, the
 2-6-6 
configuration was considered disadvantage
ous and 
was dropped from further analysis. 
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The 2-2-6 design was
 optimized using 
SUPER-COMPACT and the intia
l results showed that 
the circuit was feasible. 
The insertion loss was 
within the specified lim
its and the reflection 
coefficients were much i
mproved with respect to 
the 2-6-6 design. The sm
aller capacitance of the 
200um FET reduced the inse
rtion loss as expected, 
and the minimum resistan
ce of the 200um was 
adequate to provide the 
attenuation. Further 
optimization was done on th
e 2-2-6 circuit file to 
improve the attenuation fl
atness and the standing 
wave ratios. The resultin
g circuit xile was very 
similar to the PIN 
attenuator's, but bias 
circuitry for the MESFE
T attenuator was less 
extensive. The predicted
 performance is given on 
the :following pages in :
figure 19. 
Comparing the r~sponses
 of the MESFET 
attenuator to those o:f the
 PIN attenuator revealed 
a number of similarities. 
The Smith chart plots 
o:f the insertion loss sho
w the rotational effect 
of the long attenuat
or structure. Vastly 
different equivalent length
s of line were seen by 
each frequency, and so th
e rotation in phase was 
more than evident. The att
enuation plots show the 
"bowl" shaped variation in
 attenuation across the 
band. Both circuits reach
ed maximum attenuation 
at the center of the b
and and had decreasing 
attenuation at both band e
dges. The MESFET design 
had a total variation 
of 6.7dB within the 
frequency band, while the 
PIN circuit had 7.6dB of 
variation. 
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MESFET A/4 ATTENUATOR 
CIHCUil: IHGHLOSS 
S-11(HHI X, ZS= 50.0t.J 0.0 ZL = 50. O+.J n.o 
Freq S 11 S21 ~~ 12 
S22 S21 
" 
GHZ Hag Ang Mag Ang Mag Ang 
Hag Ang dB 
.... 4. 00000 0.327 137.8 0.022 148.4 0.022 148.4 0.327
 1 :37. 8 -33. Ol; 
LO 5.00000 0.288 139.6 0.016 119. 9 0.016 119. 9 0.288 
139.6 -3S. 76 
C 
) 6.00000 0.266 142.0 0.013 93.2 0.013 93.2 0.266
 142. 0 -37.84 
ID 7. 00000 0.254 144.3 0 IO 11 67 .6 0 IO 11 67.6 0.25
4 141L 3 -39.43 
..... 8.00000 . 0 .249 146. 1 0.009 42.4 0.009 42.4 0.24
9 146 I 1 -40.63 
ul 
• 9. 00000 0. 2'47 147.3 0.008 17.5 0.008 17.5 0.2
47 147.3 -41 . 50 
3 l O. 00000 0.248 148. 1 0.008 -
7.2 0.008 -7.2 0.248 148. 1 -42.07 
3 11 .00000 0.250 148.8 0.008 -31 I 8 0.008 -31. 8 0.250
 148.8 -42.38 
H 12.00000 0.253 149.4 0.008 -56.3 0.008 -56.3 0.253 
149.4 -42.42 
fl 
3 13.00000 0.259 150.3 
0.008 -80.8 0.008 -80.8 0.259 150.3 -42. 16 
rn 14.00000 0.269 151. 4 0.008 -105.4 0.008 -105.4 
0.269 151 . 4 -41.57 
UJ 15 I 00000 0.284 152.5 0 0 009 C"" 130 I ,J 0.009 -130.3 0.284
 152.5 -40.60 
" °' 
[Tl 16.00000 0.307 153.5 0.011 -156.0 0.011 -156. 0 0.307
 153.5 -39. 17 
0 
-I 
. 
D 
: CIRCUIT: LOWLOSS 
~ S-MATRIX I ZS= 50.0t.J o.o ZL = 50.0+.J 0.0 
C: 
Pl Freq S 11 S21 S12 S
22 S21 
c+ 
0 GHZ Hag Ang Hag Ang Mag Ang Mag
 Ang dB 
-s 4.00000 0.072 -55.2 0.946 -152.0 0.946 -152.0 0.072 
-55.2 -0.49 
"O 5.00000 0.055 64.8 0.939 169. 1 0.939 169. I 0.055
 64.8 -0.55 
ID 
-s 6.00000 0. 181 35.6 0.918 ·130 .4 0.918 130.4 0. 181 
35.6 -·0. 75 
-ti 7.00000 0.266 -0.1 0.893 92.6 0.893 92.6 0.266 
-0. 1 -0.99 
I) 
-s 8.00000 0.289 -35.8 0.881 55.5 0.881 55.5 0.289 -3
5.8 -1 . 10 
3 9.00000 0.249 -71. 9 0. 886. · . 18. 0 0.886 18.0 0.249 
-71. 9 -1. 05 
Pl 
:s 10.00000 0 I 159 -108 Ii 0.898 -20.7 0.898 -20.7 0.159 
-108.7 -0.93 
n 
ID 11 .poooo 0.055 -144.6 0.902 -60.4 0.902 -60.4 0. 055 -144. 6 -0.89 
12.00000 0.013 -6.8 0. 896 -100. 5 0.896 -100.5 0.013 
-6.8 -0.95 
13.00000 0.014 31.3 0 I 886 - 1 41 I 0 0 . 886 -· 141 . 0 0.014 
31.3 -1. 05 
14.00000 0. 107 70.7 0 . 866 . 1 71 . 4 0.866 177.4 0. 107 
70.7 -1. 25 
15.00000 0.277 35.2 0.816 134.9 0.816 134.9 0.277 
35.2 - 1 . 76 
16.00000 0.450 -3.4 0.732 93.9 0.732 93.9 0.450 
-3.4 -2. 71 
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The reflection coefficients 0£ the PIN
 and 
the MESFET circuits were nearly ident
ical. This 
was caused by the similarity of the 
two quarter 
wave structures and also the taper
ing 0£ the 
resistance values of the shunt devices. 
As in the 
PIN attenuator, the MESFET attenuator f
ollowed the 
"V" contour £or the channel resistance
s to obtain 
the best VSWR and the flattest attenu
ation. 
Figure 20 shows the comparison betwe
en the 
resistance contours 0£ the MESFET 
and PIN 
attenuators. 
MMIC CIRCUIT DESIGN 
The MMIC circuit design 0£ the MESFET qu
arter 
wave attenuator follo~s closely that 
of the PIN 
diode attenuator. Similar computer 
files were 
used for the circuit modelling, an
d therefore 
similar layouts resulted. The desig
n 0£ the 
attenuator is included on the followin
g page and 
shows the main items 0£ importance. T
he circuit 
is symmetrical and the RF perfor~an
ce of the 
attenuator is bilateral. The size 0£ 
the chip is 
1700um long and 1600um wide <67mil X 63m
il>. 
The RF input/output connections fo
r the 
circuit are 50 ohm microstrip pads c
onnected to 
38um wide transmission lines. The con
nections to 
the circuit are not DC blocked as the
y were £or 
the PIN attenuator. Since no DC bias
 was placed 
on the 
was no 
transmission lines for FET biasing, 
need for the blocking capacitors. 
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F -,i MMIC f\/ 4 MESFET Attenuator 
I 1700um 
lOOum 
with the attenuator is 
DC blocking cap, so an 
the chip would waste 
additional circuit in line 
expected to have its own 
additional capacitor on 
valuable real estate and dec4case the yiel
d of the 
circuit. 
The input/output transmission lines 
are 
connected to the outer 200um FETs. The re
sistance 
seen at the 200um FET in the high loss sta
te is 40 
ohms. Meander lines interconnect the ou
ter 200um 
FETs with the inner 200um FETs. The co
upling 0£ 
alternate pairs of lines was mode
lled and 
optimized, and the spacing and length
 of the 
meander segments reflect the optimized
 values. 
The central 600um FET is also connect
ed using 
meander lines that were ·modelled in 
the same 
fashion. 
Biasing of the gates is independent for e
ach 
FET. Common biasing of the inner and ou
ter pairs 
0£ 200um FETs can be done off chip by u
sing bias 
rails on alumina substrate, but the a
bility to 
create unique independent bias arra
ngements 
exists. RF bypass of the bias inputs is
 done on 
chip by six bypass capacitors connected
 to via 
hole pads. Further RF bypassing can be 
done 0££ 
the chip using large chip capacitors, 
but this 
would only be an added precaution. Bia
s for the 
gates is supplied through 2k ohm resisto
rs. The 
high resistance values provide needed RF 
isolation 
for the gates, yet permit the DC biasing
 of the 
gates to be done. The resistors are 
thin film 
resistors and were the simplist solution 
to the RF 
isolation problem. 
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The FETs are all 
in the shunt con
£iguration. 
The drains are con
nected to the tra
nsmission line 
at quarter wavele
ngth spacing, whi
le the source 0£ 
each FET is grou
nded using a v
la hole etched 
through the galliu
m arsenide and t
hen plated with 
gold. The resu
lt places a sma
ll inducta~ce in 
series with the so
urce and ground, 
but the effect 
on the response is
 negligible. Th
e bottom plates 
0£ the RF bypass 
capacitors are a
lso grounded 
using the via hole
 pad. 
The complete MMIC c
ircuit uses six c
apacitors 
and £ive via hol
es. The usn 0£ 
these structures 
will decrease the 
yield 0£ the circ
uit, yet help 
to simplify the 
total circuit d
esign. The 
capacitors are n
ot essential to 
the operation of 
the circuit since 
RF bypassing can b
e done o£f the 
chip in case £a
ilure of the ca
pacitors occurs. 
The via holes, on
 the other hand, 
are crucial to 
the operation of 
the circuit. I£ o
ne should £ail, 
the performance o
f the circuit wi
ll suffer. Five 
are used to minim
ize the effects ca
used by losing 
a single via hol
e. Source air b
ridging of the 
FETS allows the F
ETs to see more t
han one via hole 
at their source 
terminal. So if
 one via hole 
should £ail to 
make contact to
 ground, an 
acceptable ground 
connection is mai
ntained at all 
the source termin
als. 
The processing 0£ 
the MMIC MESFET a
ttenuator 
circuit design 
is expected to 
feasible than the
 PIN circuit. 
be 
The 
much more 
MESFET has 
years of process
ing experience 
behind it, while 
the PIN diode is s
till trying to fin
d a firm place 
66. 
to stand in the MMIC industry.
 Given the 
processing constraints and the a
vailability of 
modelling data, the MESFET attenua
tor is by far 
the safest design ~ppro~ch. 
VARIABLE ATTENUATION 
Variable attenuation for the qua
rter wave 
MESFET attenuator is accomplished 
by controlling 
the gate biases of the FETs inde
pendently. The 
inner pair of 200um FETs are biase
d at the same 
gate potential, as is the outer pa
ir, to maintain 
the symmetry of the attenuator res
ponse. For the 
analysis of variable attenuation, th
e gate voltage 
variables in the voltage controlled 
models of the 
FET were optimized £or the vari
ed attenuation 
levels. Results from the optimiza
tion are shown 
in figure 22. 
For each level of attenuation chosen
 <20dB 
45dB at 5dB increments), the gate biase
s were 
allowed to optimize for input/out
put VSWR less 
than 2-to-1 and for the flattest 
attenuation at 
each level. As shown in the results
, the VSWR was 
acceptable for all levels, but th
e flatness was 
much less than perfect. The VSWR i
mproved as the 
attenuation went from 45dB to 
20dB. The 
improvement was attributed to 
the higher 
resistances having less of an 
affect on the 
characteristic impedance of the 
circuit. As 
attenuation increased, the mismatch
 cau~ed by the 
inner 200um FETs and the central 
600um FET was 
greater due to the smaller channe
l resistances. 
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ATTEMUATIOM 
To combat the 
were 
35dB 
:forced to 
through 
VSWR problem, the ou
ter 200um FETs 
stay at a constant im
pedance :from 
to 45dB. The oute
r FETs were 
essential the :fina
l matching o:f the att
~nu~tor 
to 50 ohms, and so 
it was necessary tha
t they 
remain constant. T
he channel resistance
 0£ the 
outer 200um FETs was h
eld at 33 ohms, and 
adding 
the parasitic resista
nces, the total res
istance 
was 40 ohms. The m
ismatch to 50 ohms wa
s kept 
small by maintaining 
the 40 ohm resistance
. The 
lower attenuation lev
els also required th
at the 
outer FETs present a 
close match to the 
50 ohm 
standard. At 20dB, th
e two outer FETs had 
a total 
resistance 0£ 64 
ohms. When the c
omplete 
.attenuator circuit 
was looked at, the
 match 
improved bringing th
e 64 ohms below GO
 ohms. 
Since the attenuation 
0£ the :first stage w
as not 
as critical for the lo
wer levels aa it was 
:for the 
higher, the outer FE
Ts could easily be u
sed for 
Just matching purpo
ses at the lower 
levels. 
There£ore, the VSWR
 was best at the 
lower 
attenuation levels. 
The attenuation curv
e reached its flatte
st 
point at 30dB. The at
tenuator was not w
ell suited 
for £lat variable at
tenuation. Compensat
ion for 
relative line length
s with respect to f
requency 
had been done for £
lat attenuation at t
he 40dB 
level, and was not i
deally suited £or th
e 20dB 
level. As the an
alysis results show
ed, the 
drain-to-source capac
itances had an e£:fect
 at the 
higher frequencies 
causing the attenua
tion to 
increase for the lowe
r loss levels. Likew
ise, the 
71. 
attenuation
 decreased
 at lower 
frequencie
s as the 
impedance 
of the c
apacitance
s increa
sed. In 
summary, 
the quarte
r wave str
ucture did
 not prove
 
to be a
cceptable 
as a 
variable 
attenuato
r. 
Further d
esign 
have to 
done 
flatness. 
optimizatio
n and an
alysis wou
ld 
better att
enuation 
to assu
re 
The bias c
urves 
three gate
 biases. 
leveled of£
 to 1.75 
show a neg
ative slope
 for all 
The outer 
200um FET 
gate bias 
volts at 3
5dB signif
ying the 
matching p
roperties 
0£ the out
er FETs w
ere needed 
by the 
attenuato
r at the
 higher 
levels 0£
 
attenuatio
n. A simp
le biasing 
arrangemen
t for the 
levels betw
een 25dB a
nd 40dB co
uld be dev
eloped to 
control th
e three g
ate biaaes 
in order 
that VSWR 
and attenu
ation fla
tness be 
near thei
r optimum 
values. 
In this r
ange of 1
5dB, the c
orrelation
 
between th
e three bi
ases is 
linear, 
bias circu
itry shou
ld be str
aight 
and so 
forward. 
t·he 
In 
fact, one
 potentiom
eter could 
effectivel
y control 
the atten
uation. 
Although th
e biasing 
would be 
simple, t
he poor at
tenuation 
flatness w
ould still 
be a hind
rance to 
using the 
quarter w
avelength 
MESFET atte
nuator a
s a var
iable atten
uator. 
72. 
TEE ATTENUATOR 
CONFIGURATION 
The TEE attenuator design is not a new 
concept in microwave circuits. PIN diodes have 
been used in the con£iguration for many years and 
the MESFET design is a spin-0££ of that common 
design. The MMIC attenuator uses three MESFET 
devices to perform the attenuation: two series 
elements shunted by a third element centrally 
located between the two. In the high loss 
attenuation state, the two series transistors 
approach pinch of£ while the shunt device nears 
its lowest resistanse value <Vg = 0.0 volts>. The 
low loss state has the. series devices at their 
lowest resistances while the shunt FET goes 
towards pinch off. An optimal bias point exists 
for both the series 
attenuation state 
ratio is kept to a 
obtained. 
and 
such 
the shunt devices in 
that the standing 
each 
wave 
minimum and flat attenuation is 
For a very simple theoretical analysis of the 
attenuator, the transistors were modelled as 
variable resistors. The parasitics existed but 
were assumed to be over shadowed by the low 
channel resistance and were ignored for the simple 
analysis. When the transistor is placed in series 
with the transmission line, the resistive loss of 
the transistor causes the characteristic impedance 
73. 
of the equivalent 
line 
transmission line theo
ry has 
of a line as follows. 
to increase. Basic 
defined the impedance 
Zc = C<R+jwL)/(G+jwC>J 
7. 
R = Series Resistance 
L = Line Inductance 
G = Shunt Conductance 
C = Line Capacitance 
To combat this incr
ease in impedance an
d 
retain the SO." ohm ma
tch to the outside wo
rld, the 
line width increases 
causing C and G to
 both 
increase. Since all o
ther parasitics are ig
nored, 
including the drain-
to-source capacitanc
e, the 
effect of the series
 transistor is assum
ed to be 
broad band and is e
asily assimulated in
to the 
complete transmission
 line model. The 
shunt 
resistance 0£ the tra
nsistor likewise aff
ects the 
characteristic imped
ance of the circuit
. The 
conductance of the co
mplete line goes up 
as the 
channel resistance 
goes down, so the eq
uivalent 
impedance is forced 
down. The line wid
th is 
decreased to offset 
the added conductanc
e and 
maintain the 50 ohm m
atch. With both the 
series 
and shunt effects add
ed together, the line
 width 
was found to decrease 
from the standard 96u
m line 
74. 
width for 50 
signi:fied 
i11pedance 
the 
o:f 
series device. 
ohm lines on 
the shunt 
the circuit 
gallium 
device 
much more 
arsenide. This 
a:ffected the 
than did the 
The low loss state required b
oth series 
elements to be at their lowest res
istance, and for 
the shunt device to be pinc
hed off. The 
attenuating function of the shunt 
device to ground 
was no longer needed, so the ch
annel resistance 
was increased to its maximum
 value. The 
drain-to-source capacitance stil
l remained and 
could no longer be neglected, espe
cially at higher 
frequencies where its impedance v
alue dropped to 
88 ohms for the 600um FET. The tr
ansmission line 
now appeared capacitively loade
d at the shunt 
device, so the characteristic 
line impedance 
decreased. Once again the line wi
dth decreased to 
compensate for the change in imp
edance and reta~n 
the low VSWR. 
Since both states of the attenuat
or could be 
modelled as transmission lines 
with different 
impedance parameters R, L, G, and
 C, the circuit 
model optimization was expected 
to rely heavily 
upon varying the transmission 
line dimensions 
rather than reactive 
order to obtain flat 
tuning of the circuits in 
attenuation, low insertion 
loss, and low reflection coefficie
nts. 
75. 
~IBCYII sIMULATIQL 
TEE attenuator the 
The circuit 
design of 
involves analysis of four possible configurations• 
The series and shunt devices can either be 2ooum 
and the 
l:)ossible combinations are 
of 600um FETa, 
listed below. 
coabination• 
series/Shunt/Series 
600ua-600ua-600um 
600um-2ooum-600u• 
2ooua-600um-2ooua 
2ooum-2ooum-2ooum 
Name 
(6-6-6) 
(6-2-6> 
(2-6-2> 
<2-2-2> 
To analyze each combination exhuastivelY 
would not be a wise decision, so onlY two 
configurations, the 2-G-2 and the G-2-G were 
chosen for initial anlysis. The remaining two 
designs would be considered if the results of the 
first two designs warranted it. 
The modelling of the TEE attenuator used the 
MESFET model previouslY developed for the FET at 
pinch off with zero drain to source bias, 
Likewise, the voltage dependent model was also 
used to allow the channel resistance to be 
dependent upon gate bias. Interconnecting 
76. 
networks were developed to model the transmission 
lines between the FETs and to model the 
transmisson lines to the input/output terminals. 
Bias ut!Lworh.s were also simulated using thin film 
resistors and transmission lines connected to the 
gate terminals 0£ the FET models. 
Having defined the preliminary model, the 
results tended to be less than desireable. Both 
the 2-6-2 and the 6-2-6 circuits showed a slope in 
attenuation of approximately lOdB across the 
frequency band and an insertion loss of more than 
2dB. Optimization of the circuit design then 
began. 
To do the optimization of the circuit design, 
it was important 
varibles so that 
an actual circuit 
were placed on 
to define 'limits on the circuit 
the model would be realizeable in 
layout. Limits of Sum and SOum 
line widths to specify the 
narrowest and widest lines widths, respectively, 
that would be feasible in the MMIC circuit layout. 
Line length limits were less rigid, yet they were 
constrained to SOOum or less. The upper limit of 
500um was never reached, so it was assumed a valid 
limitation. Gate voltage was allowed to vary in 
the voltage controlled models and the limits were 
from 0~ to 97~ 0£ the pinch 0££ voltage. If the 
upper limit was met, the voltage controlled FET 
model would be replaced with the pinched off model 
to increase the accuracy of the complete circuit 
model. This upper limit was never met, so initial 
77. 
assumptions 
and shunt 
stated earlier concerning the 
series 
devices and their expected b
iasing 
points were correct. 
Weights were applied to 
the different 
S-parameters to insure that
 the optimization 
obtained the proper response. 
Sll and S22 were 
weighted heavily £or values bet
ter than -lldB for 
both the high and low loss
 states, and the 
insertion loss 0£ the low los
s state, S21, was 
heavily weighted for a response
 0£ less than 2dB 
across the frequency band. 
Attenuation was 
optimized for flatness across
 the band, but the 
absolute value was not explic
it. The low loss 
state proved to be the most
 critical with its 
insertion loss requirement, a
nd only 1£ the 2dB 
<l.5dB desired> limit was met w
as the attenuation 
then increased for the high los
s state. 
The final optimization of th
e two designs 
gave very important results.
 The 6-2-6 model 
predicted positive perform
ance for the 
co n £ i g u r a t i on < £ i g . 23 > , ye
 t the 2 - 6 - 2 d i d not 
< f i g . 24 > • The draw b a ck 6 f 
the 2 - 6 - 2 was i ts 
poor insertion loss of greater 
than 4dB attributed 
to the higher resistive loss 
0£ the two 200um 
series FETs. Knowing this lim
itation could not be 
over come, the configuration
 was dropped as a 
possible design alternative. T
he 2-2-2 design was 
also excluded from considera
tion since it also 
contained the two series 200um 
FETa. 
With the results from the 6-2-6
 optimization 
being acceptable, the 6-6-6 c
ombination was also 
analyzed and then optimized 
following the same 
78. 
CIRCUIT: HIGHLOSS TEE 6-2-6 ATTENUATOR· 
S~l1ATRIX, ZS= 50.0t.J 0.0 ZL; 50.fJ+J 0.0 
Freq S 11 S21 S12 S22 S21 GHZ Nag Ang Mag Ang Nag Ang Hag Ang dB 
"Tl 4.00000 0,042 141 I 9 0.356 -15.2 0.356 -15.2 0.042 141 . ~I -8.97 
.... 5.00000 0.046 134.2 0.356 -18,9 0.356 -18. 9 0.046 134.2 -·8. 97 ID 6.00000 0,050 127.4 0.356 -22.7 0.356 -22.7 0.050 127.4 -8.97 s::. ) 7.00000 0.055 121 . 5 0,356 -26.4 0.356 -26.4 0.055 121 . 5 -8.96 ID 8.00000 0.060 116.2 0.357 -30.2 0.357 -30.2 0.060 116 . ~~ -8.96 ru 9.00000 0.066 111. 4 0.357 -34.0 0.357 -34.0 0.066 111. 4 -8.95 l•J 
• 10.00000 0.072 107.0 0.357 -37.8 0.357 -37 .8 0.072 107.0 -8.94 
-i 11 , 00000 0.078 102.9 0.357 :-41 . 6 0.357 -41. 6 0.078 102.9 -8.93 m 12.00000 0.085 99 .1 0.358 -45.4 0.358 -45.4 0.085 99. 1 -8.93 rn 13.00000 0.092 95.5 0.358 -49.2 0.358 -49 .2 0.092 95.5 -8.92 (fl 14.00000 0.099 92,0 0.359 -53.0 0.359 -53.0 0.099 92.0 -8.90 I 
ru 15.00000 Q. 106 88.6 0.359 -56.8 0.359 -56.8 0. 106 88.6 -8.89 I 16.00000 0. 114 85.3 0.360 -.60. 7 0.360 -60. 7 0. 114 85.3 -8.88 (fl 
-...J D 
\0 
~CIRCUIT: LOWLOSS . 
ID S-NATRIX, ZS - 50.0+J 0.0 ZL"' 50. O+.J 0.0 
:::s 
C: Freq S 11 S21 S12 S22 S21 Ill ct GHZ Hag Ang Hag Ang Nag Ang Hag Ang dB 0 1 4.00000 0. 121 -20.6 0.819 -19.9 0.819 -19,9 0. 121 -20.6 -1. 73 
1J 5.00000 0. 119 -25.4 0.818 -24.8 0.818 -24.8 0. 119 -25.4 -1. 75 ID 6.00000 0. 11 7 -30.4 0.817 -29.7 0.817 -29. 7 0. 117 -30.4 -1. 76 ) 
-ti 7.00000 0. 114 -35.7 0.816 -34.7 0.816 -34.7 0. 114 -35.7 - I . 77 (I 8.00000 0 . 111 -41 . 4 0.815 . -39 .6 0.815 -39.6 0 . 111 -41 . 4 -1. 78 ) 3 9.00000 0. 108 -47.4 0.814 -44.6 11.814 -ltlf. 6 0. I 08 -47.4 - I. 79 Ill 
:::s 10.00000 0. 105 -53.9 0.812 -49.6 0.812 -49.6 0. 105 -53.9 -1 . 81 n 11 . 00000 0. 101 -60.9 0.811 -54,6 0. 811 -54.6 0. 101 -60.9 - I. 82 ID 12.00000 0.098 -68.6 0.809 -59.6 0.809 -59.6 0.098 -68.6 -1. 84 
. 13. 00000 0.094 -77.0 0:007 -64.7 0.807 -64.7 0.094 -77.0 ~ 1. 86 14.00000 0.091 -86.3 0.805 -69 7 
. . 0.805 -69. 7 0.091 -86.3 -1.88 15.00000 0.089 -96.5 0.803 -74,8 0.803 - 74 .8 0.089 -96,5 -1. 90 16.00000 0.087 -107.7 0.800 "'-80, 0 0.800 -80.0 .0 .. 001 -101. 7 -1.93 
TEE 6-2-6 ATTENUATOR 
r
P[R-CO"Pncr 
S21 
9
~ 
, 
I 
r : . 
. . 
. ' 
" ---:----------.. -----·-----4-- I 
'Tl ~ -2.5 -----···-··-···-- :_ .. __ .Insertion.Loss_·--·-·-:··-······-········ 
n LE I TEE-626 CIRCUIT I CtJ"PARE 
.... H i i i 
lD I : : : 
s: 
-s 
m 
-i 
rrt 
T I : t u I I f 
D i l f -5 , , . 
----------------··:----- -------- ----T-· -------. -- -·-·1-- ----------·-----
. ~ ! 
i i ! 
-
7 
• 
5 
--- - --- - - --
-- ---- ·t · ------ -------- --1 --- ----- ---------1-- ------------- ---
(Tl S43 ! ! ~ 
, (J'l Atten~ation 
I ·10,..__..___.__..___,,_,..__..__-L-_..___.._,..__...._-L-...... _._~-'--....__.___,,___. 
ru e 5 ,e I!': 20 
I FRcoucHcv •r.~z, 
~ ~--------------------------------~ 0 
'!;. '.:UPER-f.O"PACT F"ILE: TEE-626 CIRCUIT: CO"PARE 
ct ·15 m ,-------.------.------.--------, 
-, ~ 11 I ~ i C: 
-17.5 !lJ l'I 
rt A 
0 G 
-s M I ·21J 
1J T IJ 
ID D 
-s [ -22.5 
-ti 
0 n 
-s d -25 3 
Ill II j 
n -27.5 
ID S33 
-?,0 
. ' . 
-- -· -- - - - -- -- - -
-- ·t· --- -- · -- .. -- - -- --T-- -- · ·-----------1-- .... - --- ---- -- - -- -
__ J Low Losa Sil l 
,-·---
• 
I i '--. ...... __ ; : 
t 't•, I 
I f -.-.::,, •:•••
••••••••••••••• 
: 
~ I 
1 I 
• ---- -- - ---- - -- --,-- -·----
----- -- ---"T"'. 
-1---
-------- ·------,------------ ----- -
. 
. 
Htgh Lo&11 511 ! 
....... ··i···········-······i-·······-···· -·---
: : = 
I . . . 
-· --· · -·- · · -··~ · -r-··-····--· ·· ·-· ·f ···-·· · --·····-·-1····--· · ·-------· ·, 
,__.___.__.·_~ ; j ! -
5 
·~ FREQU[HCY IGHZI ·~ 
20 
SUP[R-CO"POCT 
S21 
s 
" I 
T 
H 
C 
H 
ii 
R 
T 
S43 
Rho A><is: 
SUPER·CO"PACT 
Sil 
s 
" I 
r 
H 
C 
H 
A 
R 
T 
S33 
Rho A><ls I 
F"ILE: J[[-~26 CIRCUIT! co"rARE 
-·-------
--i---------
... -~,...._ 
.5....--<' ___ \--·-··--- •. ~ 
-------1---~;:~~~~~~~~sz~:>_J:-::: 1 
--k~ \:: __ ::;.::-:'\<'::::ttl 
\'( Insertion Loss ,_ .... ,..K-··· ,. ·.,, 
.'< /' ~.. ... •· J,,--' :.: <,,'Y 
-.s,~/-2 
I• I• I 'I• I 'II!• I• I• I• I~: 1 I I I I I I I' I I I I I o-t+I I 
- I - .S 0 .S I 
. 
. 
fll£: TEE-626 
··, 
CIRCUIT• conPRRE 
· ...... 
I"'•• ... ..,,. I 
. -- ---- --4;~ ::~ ~ii------:--1 
.... -·· ··········--
· --.. ·---·~·-··- ·- ·-· ....
 --- .. ·····-···· 
I 
\ ,A .......... - ... 
,8. ./.~. -·· .. 
---~.:--.. __ .. 
•.... -··- :_ Low Loss S 11 
I .,.,,•"" 
. 
\ .... 
.··. 
'• 
t-t-+---t--+--+->---t---+--+---+--t-·--+ 
-.3 -.2 - .1 e ., .2 .::i 
Frequency 
Range 
4 to 16 
GHZ 
11arlced fr,.qs 
in GIIZ 
As 5 
B: IS 
Frequency 
P.an9e 
4 to 16 
GIIZ 
"arlced rreq3 
In GIIZ 
A: S 
ll1 IS 
CIRCUIT: HIGHLOSS TEE 2-6-2 ATTENUATOR 
S-MATRIX, ZS= 50.0+J 0.0 ZL = 50.0+J 0.0 
Freq S11 S21 S12 C-?2 
C") 1 
.J '"- .J'-
GHZ Nag Ang Hag Ang Hag Ang Mag Ang dB 
"T\ 4.00000 0.237 -23.7 0.531 -39.2 0.531 -39.2 0.237 -23.7 -5.49 
..... 5.00000 0.225 -30.0 0. 531 -49.0 0.531 -49.0 0.225 -30.0 -5.50 
lD 
i: 6.00000 0.209 -36.8 0.530 -59.0 0.530 -59.0 0.209 -36.8 -5.52 
"'S 7.00000 0 .189 -44.2 0.528 -69. 1 0.528 -69. 1 0 .189 -44.2 -5.54 111 
rn 
8.00000 0 .165 -52.5 0.526 -79.3 0.526 -79.3 0 .165 -52.5 -5.57 
-ti' 9.00000 0. 137 -62.0 0.523 -89.6 0.523 -89.6 0. 137 -62.0 -5.63 
. 10.00000 0 .105 -73.8 0.519 -100.1 0.519 -100.1 0 .105 -73.8 -5.70 
-; 11.00000 Q.071 -91 .5 0.512 -110.6 0.512 -t 10.6 0.071 -91. 5 -5.81 
rn 
rn 12.00000 0.040 -130.2 0.504 -121,3 0.504 -121 .3 0 . 0 4 0 ·- 1 3 0 . 2 -5.95 
fl) 13.00000 0.043 156.0 0.493 -131.9 0. 4~J3 -131.9 0.043 156.0 -6. 13 
I 14.00000 0.080 119. 5 0.481 -142.6 0.481 ·-14.2. 6 0 .. 080 119. 5 -6.36 (fl 
I 15.00000 0. 126 101. 8 0.466 -153.2 0.466 -153.2 0, 126 101 . 8 -6.63 
rn 16.00000 0 I 173 89.3 0.449 -163.6 0.449 -163.6 0. 173 89.3 -6.9~1 
00 
I-' D 
. 
~CIRCUIT: LOWLOSS 
~ S-NATRIX, ZS-= 50.0tJ o.o ZL - 50.0+J 0.0 
,-J ... ;.. 
i: 
ni s2·1 
ct Freq S11 S21 S12 
S'""J'> 
0 
L{.... 
-s GHZ Mag Ang Hag Ang Hag Ang Mag 
Ang dB 
1J 4.00000 0,301 -26.3 0.630 -38.8 0.630 -38
.8 0.301 -26.3 -4.01 
111 5.00000 0.290 -33.4 0.631 -48.5 0.631 -48.5 0.290 -33.4 
-4.00 
"'S 6.00000 0.276 -41.3 0.632 -58.4 0.632 -58.4 0.276 -41. 3 
-3.99 
-11 
0 7.00000 0.258 -49.9 0.633 -68.5 0.6"33 -68.5 0.258 -49.9 
-3.97 
"'S 
.... 8.00000 0.236 -59.7 0.633 -78.7 0.633 -78.7 0.236 -59.7 
-3.97 
=, 
ni 9.00000 0.211 - 71 . 1 0.633 -89. t 0.633 -89. 1 0. 211 - 71 . 1 
-3.98 
j 
0 10.00000 0 .182 -84.9 0.630 -99.6 0.630 -99.6 0 .182 -84.9 
-4.01 
m 11 . 00000 0 .152 -102.6 0.626 -110.4 0.626 -110,4 0.152 -102,6 
-4.07 
12.00000 0 .126 -126.6 0.618 -121.3 0.618 -121.3 0 . 126 -126 . 6 
-4. 18 
13.00000 0.112 -158.7 0.608 -132.2 0.608 -132.2 0 . 112 ·-158 . 7 
-4.33 
14.00000 0 .120 166.2 0.594 -143.2 0,594 -143.2 0 .120 166.2 
-4.53 
15.00000 0. 150 137.3 0.576 -154.2 0.576 -154.2 0. 150 137.3 
-4.78 
16.00000 0 .191 115. 8 0.556 -165.0 o.556 -165.o 0, 191 115. 8 
-5.09 
co 
N 
T.EE 2-6-2 ATTENUATOR 
I !.IJPC R··co7~"-c_, __ r_,_L_E_, ...... 'c_E_-_z6_z ___ c.,.1_R_c_u_1_r_,._r._,o_"_r_n_RrE-------, ,21 
"111 
.... 
IC 
C 
-s 
ID 
rn 
-1:-
-l 
m 
rn 
n:i 
I 
(.ft 
I 
rn 
D 
ct 
rl 
ID 
::s 
C 
!lJ 
ct 
0 
-s 
1:i 
ID 
-s 
-ft 
0 
1 
3 
!lJ 
::s 
n 
m 
" A 
G 
H 
I 
' u D 
E 
n 
d 
B 
S43 
. 
. . . 
: : I I 
-2. 5 ........ ···--------·+----------------- : ---- ------------ _ :---·-----·--------t 
~ J Insertion Loss ! · 
... . ' 
--l= r: ----- ! 
·---..... ,: 
-s: -·------ ---------4---- ------- -- --- -.:..- -- ---- ----------,"" ... , .. ---------- ---
: ! i: 
,_ !,'. I Attenuatio!' 
! : : 
-; • 5 ·················-r············-·-··l····--······-··--1·-··-··--·····-·--
-10 ,- , l , , , l , , , , , I 
9 S 10 15 29 
fREQUEHCY l{:1121 
'.:IJPER-CONPACT FILE: TEE-262 CIRCUIT: CONPARE 
,11 
" A 
G 
H 
I 
r 
u 
D 
E 
n 
d 
B 
S33 
·10.--------.-------....-------T""------, 
-IS 
----,· -, 
. -....... 
: ....... , 
. 
! 
-------· -------------- ---! 
! 
' . : 
',, i Low Loss S 11 , 
--------~---------·--··-·- '·/··-···--·---··· i ';_ i I 
I ', ,( 
' ,, 
' I 
' I 
11 '"~' 
-20 -····--···-··· Hifh --~~-~~ .. : .. __ . ··----·-····--· . ·1------····--··----I 
. I 
I . . ' : . 
_,, ............ ··-r- ........ r ! 
- 30 L._!_J _L_J_~:_..._ ...... __..._.._~i __..._..._ ...... _.._ ... :_..._ ...... __. .............. 
IJ S 10 IS 29 
f"REQUEHC f I ~IIZ I 
~~-u-r_E_R ___ C_0_11_P_A_C_T ___ r_t_L_E_:_T~E~E~--?~.6~2---~C~l~R~c~u~,~T~,-C~O~N~P~n~R~E------------·-
!"21 
s 
.. 
I 
T 
II 
C 
H 
A 
R 
T 
~ho A,cis: 
SUPER-CONPACT 
$I I 
s 
" I 
T 
II 
C 
H 
A 
R 
T 
S33 
Rho Axis, 
I • I • I I I • I I I • I " I I " " I I I I I I 1 , , I " I I • I • I • I 
·I -.S 0 .5 l 
rt LE: TEE-262 CIRCUIT: CONPARt 
I T ........... ... 
.. / '/ r···-1--., ... _ 
' : --... -- .......... _ .. __ _ 
I High Loss Sll 
--··-·----------···'····-· --•---------·--·-···--·-··-·---· 
\ ;! ......... --
•. 
-.J 
. 
. 
\ l ... -·· 
', ........... --··" 
.... ~ .. -,-----~. ~ft,' 
_., ..... ,• '........ ... ~ ..... 
~ - ·~ 
... :~- ... -:-.-:.....:.:..";,, 
. .... .. 
. · Lo~ Loss S 11 
' 
-.z .2 .I .3 
frequency 
Range 
4 to 16 
GIIZ 
11arked rr .. qs 
1n GIIZ 
A: S 
Br 1; 
Frequency 
Range 
-' to 16 
GIIZ 
11arked rr .. qs 
In r.llZ 
A: 5 
B: IS 
procedure 
from this 
as for the 6-2-6 
optimization were 
design. 
near 
The 
the 
results 
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limits, yet the attenuation had increased by 6dB. 
The insertion loss was greater than 2dB for higher 
frequencies due to the larger capacitance of the 
shunt 600um FET compared to the 200um, but the 
increased attenuation was felt to be a fair 
trade-off. The predicted performance of the 6-6-6 
c i r cu i t d es i g n i s g i v en i n f i g u r e 25. 
MMIC CIRCUIT DESIGN 
The MMIC TEE MESFET attenuator designs for 
the 6-2-6 and the 6-6-6 combinations are shown in 
figures 26 and 27 respectively. All important 
circuit elements are labelled and the total 
circuit dimensions are given. The layout of the 
two circuits attempted to realize the circuit 
models that had been developed using 
SUPER-COMPACT. The two designs differ only in 
transmission line lengths and widths, and in the 
orientation of the series FETs. The latter was 
needed to accommodate variations in the 
interconnect line lengths. 
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thin 
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ohms and provides is 2k 
for each gate. An 
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S-MATRIX; ZS ..: 50.0+J 0.0 ZL = 50. Ot.J 0.0 
freq S 11 S21 c.· 1 ') S22 S21 ,.) (_ 
GHZ Mag Ang Mag Ang 11ag Ang 11ag Ang dB 
4.00000 0.064 109.6 0. 160 -8.3 0 . 160 -8.3 0.064 109.6 -15.91 
11 5. 00000 0.078 103.0 0. 162 --10. 5 0. 162 -10.5 0.078 103.0 -15.82 
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have been a 
alternative for the resistor could
 
series of lOum to 20um transistors w
ith zero gate 
resistance. The 
for its simplicity 
bias providing 2k of isolation 
thin film resistor was chosen 
and its process 
tied to a common 
yield. The 
bias pad for 
gate resistors were 
controlling the gate 
voltage and thereby the channel resis
tance. 
The drain of each series FET is tied 
to an RF 
signal terminal. Since the at
tenuator is 
symmetrical 
"in.. and 
and bilateral, there are no designate
d 
"out" terminals. The signal termin
als 
are 50 
bonds 
line 
and easily ohm bonding pads 
from alumina MIC circuits. 
accept wire 
Variations in 
the SO line and 
widths match the FETs to 
reduce the standing wave ratios. 
The drain of the shunt 200um FET is 
connected 
to the 600um source 
125um long line. The 
the total inductance 
interconnect 
effect of the 
of the shunt 
by means of a 
line increases 
device, 
change is slight 
Both sides of the 
because 
source 
of its 
airbridge 
short 
but the 
length. 
on the 200um 
FET are tied to ground using a low 
inductance via 
hole connection. Using two decrea
ses the total 
inductance by two providing a 
truer ground 
connection. As with the series FET
s, the gate is 
also RF isolated from the bias suppl
y by a 2k thin 
filin resistor. A pad is connected to
 the resistor 
for use as a bonding 
capacitors are recommended 
supplys to guarantee good RF 
the bias input. 
88. 
terminal. 
for·. the 
bypass to 
Off-chip 
two bias 
ground at. 
The 6-6-6 layout uses the same 
topology, but 
the drain 
interchanged 
and 
on 
source 
the 
connections 
series FETs. 
have 
This 
been 
was 
bene£icial to the complete la
yout and did not 
noticeably affect the perform
ance. The series 
gate biases are independent, 
but· may be tied 
together 0££-chip or by means 0£
 an air bridge on 
the MMIC chip. The shunt 600um 
FET has its drain 
connected to the transmission li
ne Joining the two 
series FETs, and the source is 
tied to ground by 
via holes. The gate has a 2k 
isolation resistor 
and bias pad, as in the 6-2-6 de
sign. 
The size of both circuits is c
omparable, so 
the choice of design can be ba
sed solely on the 
preferred response. Yield 6£ each 
circuit is also 
e~pected to be equal, and si
nce there are £ew 
devices on the chip, the yield 
£or both should be 
extremely high. 
VARIABLE ATTENUATION 
Variable attenuation for the T
EE attenuator 
was achieved by controlling the 
gate biases of the 
aeries and the shunt devic
es independently. 
Although the gate biases 
are physically 
independent, how they are v
aried to obtain 
attenuation flatness is c
losely correlated. 
Results concerning variable atte
nuation using the 
TEE configuration had been 
presented by J. 
Magarshack at the 1982 GaAs I
C Symposium in San 
Diego, California and many o
f the principles 
stated were applied to the an
alysis. In short, 
89. 
Magarshack expected the attenu
ator to require gate 
high 
and 
off 
biases that were correl
ated. For 
attenuation, the shunt potent
ial would be zero 
the series bias would be 
near the pinch 
voltage. 
would be 
would be 
For 
near 
:zero. 
low attenuation, 
pinch off and the 
Magar shack used 
the shunt bias 
series voltage 
a di££erential 
pair of transistors to provide
 the gate biases and 
the voltages followed the 
curves presented in 
figure 28. 
The analysis done for varia
ble attenuation 
consisted of optimizing the
 gate bias voltages 
used in the voltage controlled
 models of the 200um 
and the 600um FET. The phy
sical designs of the 
attenuators were held constant
 since the analysis 
dealt with simulating the abi
lity of the finished 
product to operate at .variou
s attenuation levels 
having only the. gate biase
s as the means of 
variation. Values of attenua
tion from 4dB to 14dB 
at 2dB intervals were optim
ized with goals of 
input/output VSWR defined 
attenuation 
for each 0£ 
flatness and 
the levels. 
was sufficiently large 
The range 0£ attenuation 
to display the capabil!ties 
0£ each attenuator design. 
of the voltage controlled 
Below 4dB the accuracy 
model came into doubt 
since the shunt devices would 
be nearing the pinch 
off region. 
14dB caused 
pinch off 
doubtful. 
Likewise, attenuation level
s above 
the series devices to approac
h their 
regions, and again the acc
uracy was 
With the attenuation lev
els and 
optimization goals defined, 
the analysis was 
co•pleted. 
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The results of the
 analysis are show
n in 
figures v2 and c3. 
Figure v2 shows the 
responses 
0£ the .6-2-G attenuat
or and figure c3 pre
sents the 
results 0£ the 
6-6-6 design. Th
e 6-2-6 
configuration gave e
xceptionally flat a
ttenuation 
fro• 4d8 to 
lOdB. Beyond lO
dB, the 
drain-to-source cap
acitances of the 
two series 
600um FETs caused t
he attenuation to 
vary with 
frequency. The im
pedance of the cap
acitances 
dropped with increa
sing frequency and 
as the 
channel resistance i
ncreased to obtain 
the higher 
attenuation, the ef
fect of the lower 
capacitive 
impedance was felt m
ore readily and affe
cted the 
attenuation flatnes
s. As the frequ
ency was 
increased well above 
the 16GHz limit impo
sed, the 
three FETs began to 
look totally reactiv
e and the 
attenuation was then
 dictated complete
ly by the 
drain-to-source capa
citances. 
The 6-2-6 reflectio
n coefficient does
 not 
seem to change in a 
logical progression 
from level 
to level 0£ at
tenuation. Optimi
zing for 
attenuation flatness
 caused the VSWR to 
vary from 
the expected values
 st the -14dB lev
el. The 
magnitude of Sll dec
reases from the 4dB t
hrough to 
the 8dB attenuation 
level, where it rea
ched its 
minimum. As the atte
nuation increased to
 lOdB and 
12dB, S11 degrad
ated indicating t
hat the 
drain-to-source cap
acitances also a£fe
cted the 
VSWR. At -14dB, S11 
made an unexpected ch
ange for 
the better and went 
down. The change w
as caused 
by the shunt resistan
ce of the 200um FET
 reaching 
its minimum. With 
the shunt resistance 
no longer 
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12 
variable, the
 resistances 
of the series
 600um FETs 
were forced t
o increase to
 reach the 14
dB level 0£ 
attenuation. 
As the -l4dB
 curve readi
ly shows. 
the flatness 
was very poor
. yet the n
ew ratio 0£ 
resistances h
ad improved th
e VSWR 0£ the
 circuit. 
The 6-6-6 TEE
 attenuator 
encountered t
he same 
attenuation f
latness proble
ms at the hig
her levels 
as did the 6
-2-6 and wa
s again cau
sed by the 
series capaci
tance. Unlik
e the 6-2-6 v
ersion. the 
6-6-6 also h
ad problems a
t the lower 
attenuation 
levels. The 
larger capaci
tance of the 
shunt 600um 
FET caused th
e impedance o
f the shunt d
evice to be 
too low and c
onsequently t
he attenuatio
n increased 
as the fre~ue
ncy increased
. In general
. the 6-6-6 
did have a b
etter VSWR t
han the 6-2-
6, but its 
attenuation 
flatness was
 not as goo
d. 
The voltage 
variations s
hown in figu
re •nn 
represent the
 gate bias vo
ltages needed
 to obtain 
·the desired 
attenuation l
evels. The 
contours of 
the voltage c
urves follow
 what was p
resented by 
Magarshack (fig.
 28 >. A bias
 supply simil
ar to 
the different
ial suppy dev
ised by Magar
shack could 
easily be de
veloped for th
e TEE at~enu
ators. The 
proposed ci
rcuit, if 
simple. coul
d also be 
incorporated 
into the chi
p design to
 reduce the 
off-chip circ
uitry needed 
by the atten
uators. 0£ 
course, 
as the comp
lexity of th
e MMIC circu
it 
increases~ 
the yield 
will suffer.
 Reduced 
assembly time
 is one of th
e benefits of
 increasing 
the complexit
y and may J
ustify the 
decrease in 
yield. Furt
her studies o
f the yield 
performance 
99. 
should be carr
ied 
made concerni
ng 
biasing. 
out before fi
nal 
the addtion 
of 
decisions are 
on-chip gate 
rn review, t
he TEE attenu
ator gave mod
erate 
signal attenu
ation levels. 
The 6-2-6 desi
gn was 
flattest at B
dB and the 6-6
-6 was best 
at lOdB. 
Using only th
ree devices an
d a minimum 
of wafer 
real estate, 
a MMIC attenua
tor ideally su
ited for 
temperature co
mpensation an
d variable a
ttenuator 
applications h
as been desi
gned. Fabri
cation of 
the circuit de
sign into MMIC
 chips will v
erify the 
design analysi
s. 
100. 
PI ATTENUATOR 
CONFIGURATION 
The TEE attenuator con
sisted of two series 
devices and one shunt de
vice. Having discussed t
he 
results 
relevant 
topology, 
of the TEE circuit m
odelling, it is 
to review the antithe
sis 0£ the TEE 
the PI attenuator. The 
PI design uses 
one series device place
d between two shunt devi
ces 
that are connected 
to ground. The new
 
configuration offers s
ome benefits over the T
EE 
attenuator, but it a
lso has its drawback
s. 
V a r i o u s c o 111. b i n a t i o n s 
of 6 0.0 u m a n d 2 0 0 u m M 
E S F ET s 
are used as the series a
nd shunt devices, and ea
ch 
combination yields a dif
ferent set of responses
. 
Like the TEE attenuator
, the PI attenuator 
follows simple transm
ission line theory and
 is 
easily understood. Star
ting with the equation f
or 
the characteristic im
pedance 0£ a transmiss
ion 
line, the effects of 
both the series and shu
nt 
devices on the impedance
 can be defined. This w
as 
discussed for the TEE 
attenuator, so only th
e 
highlights will be re
stated. As in the T
EE 
design, the MESFETs wer
e found to decrease t
he 
total impedance of the 
circuit consisting of 
the 
MESFETs and transmission
 lines. The transmissi
on 
lines were therefore for
ced to a higher impedan
ce 
to compensate £or the m
ismatch the MESFETs cause
d. 
This matching 0£ the c
ircuit to the standard
 50 
ohms is inherently a 
broad band problem, and 
so 
101. 
the emphasis 
0£ the circu
it design wa
s upon 
optimizing the
 transmission 
line dimensio
ns. To 
simplify the 
design, react
ive tuning w
as not 
incorporated u
nless it was
 absolutely ne
ces$ary. 
As it will 
be pointed o
ut later on 
in the 
discussion, o
nly one confi
guration depen
ded upon 
reactive tunin
g to obtain a
cceptable VSWR
 at the 
input/output t
erminals. 
The basic ope
ration of 
si~ilar to tha
t of the TEE, 
the PI attenu
ator is 
as expected. 
For the 
low loss state
, the shunt e
lements were b
iased in 
their high res
istance pinch 
of£ regions. 
In this 
state, only t
he drain-to-s
ource capaci
tance was 
important to 
the design 
analysis. I
t was 
predicted that
 the smaller t
·he capacitan
ce of the 
shunt devices,
 the better 
the performanc
e of the 
low loss stat
e would be. 
The 200um FET 
was the 
ideal device 
because it p
rovided the 
lowest 
capacitance an
d highest pinc
h off resist
ance £or 
the low loss s
tate. The ser
ies device had
 to have 
a low impedanc
e so that th
e thru loss 
would be 
kept to a mini
mum. With t
hat in mind, 
the 600um 
FET was the be
st choice £or 
the series el
ement of 
the low loss s
tate. 
The requireme
nts of 
elements 0£ t
he high loss 
opposite of 
the low loss
 
elements to 
ground needed
 
the series 
state were 
and shunt 
just the 
state. The 
shunt 
a low impeda
nce to 
obtain high 
absorptive at
tenuation. T
he series 
device had to 
maintain a hig
h impedance ac
ross the 
band to esta
blish good i
solation betw
een the 
ports. With 
these criteria
 de£ined, th
e 600um 
102. 
appeared t
o be the b
est for th
e shunt d
evices and
 
the 200um 
the most s
uited for 
the series
 device. 
Listed bel
ow are the
 PI atten
uator co
nfiguratio
ns 
considered
 possible
 design 
alternativ
es 
developmen
t 0£ the M
MIC circuit
. 
in the 
COMBINATION
S 
SHUNT/SERIE
S/SHUNT 
NAME 
600UM-600U
M-600UM 
6-6-6 
600UM-200U
M-600UM 
6-2-6 
200UM-600U
M-200UM 
2-6-2 
200UM-200U
M-200UM 
2-2-2 
Since the 
requiremen
ts of the 
two state
s were 
at odds w
ith eachot
her, a co
mparison 0
£ the trad
e 
offs 0£ e
ach comb
ination aga
in had to 
be done. 
The 2-6-2 
and the 6
-2-6 desig
ns were t
he first 
combinatio
ns to go 
through th
e circuit 
modelling 
and optimi
zation pr
ocess. A
gain, based
 upon the 
results of
 these two
 designs, 
decisions 
concern
ing 
the other 
two combi
nations we
re made. 
Modelling 
0£ the 
2-6-2 and 
the 6-2-6 
PI 
attenuato
rs began w
ith two di
stinct mo
dels of the
 
MESFET. T
he voltage
 controlle
d and the 
pinch off 
models for
 both the 
200um and 
the 600um 
FET were 
used. In
put trans
mission l
ines con
necting th
e 
103. 
shunt FETs to the 
input/output termin
als were 
modelled using t
he microstrip SUP
ER-COMPACT 
element. The trans
mission lines from 
the shunt 
devices to the seri
es FET were also m
odelled. A 
simple gate bias 
network model was 
developed 
simulating the prop
osed biasing schem
e. Having 
defined the general
 circuit design, t
he initial 
analysis was don
e. The results 
were not 
acceptable, as were
 the £irst results o
f the TEE 
attenuator. The att
enuation of both de
signs again 
had a significant 
slope, and the r
eflection 
coefficients were a
pproximately -4dB, 
well above 
the -lOdB limit for 
S11 and S22. 
Optimization of the 
two designs followe
d the 
same procedure use
d for ·the TEE a
ttenuator. 
Transmission lines w
ere the main variab
le because 
of the affects 
of the MESFETs 
on the 
characteristic line 
impedance. The sin
gle seri~s 
ME~FET introduced 
asymmetry to the 
attenuator 
design, so the tr
ansmission lines 
to the two 
signal ter~inals we
re not identical. 
The MESFET 
is not a symmetric
al device with res
pect to the 
drain and source
, so compensation
 for the 
differences was acco
mplished in the tr
ansmission 
line variation. V
oltage was the varia
ble £or the 
voltage controlled M
ESFET model, and wa
s directly 
related to the ch~
nnel resistances t
hrough the 
gradual channel line
ar region resistance
 equation. 
Optimization continu
ed until either t
he results 
were within the sp
ecified limits or 
no further 
104. 
improveme
nt in the 
circuit 
The result
s are show
n in 
:following 
pages. 
responses 
was 
:f i g u r e~ 31 
a n d 
expected. 
32 on the 
From the o
ptimizatio
n result
s ·of the
se two 
designs, 
the decis
ions conc
erning th
e remainin
g 
two circu
its were 
made. Th
e 2-6-2 de
sign gave 
exceptiona
l results 
for the 
low loss 
state as 
predicted.
 In the 
highloss s
tate, the 
attenuatio
n 
was lOdB a
nd the ret
urn loss
 was les
s than -lO
dB 
across 
the :freque
ncy band. 
The high 
loss resu
lts 
were a
cceptable,
 but no
t optimum
. The 6
-2-6 
results w
ere poor.
 Attenu
ation was 
greater th
an 
the 2-6-2, 
yet the VS
WR of the 
input was 
well over 
3-to-1 an
d the low 
loss inse
rtion los
s was abov
e 
2dB. Th
e inserti
on loss. 
problem 
was again
 
attributed
 to the 
series 20
0um FET, 
and so the
 
2-2-2 des
ign was re
moved from
 any furth
er circui
t 
analysis. 
The 6-6-6 
combinatio
n, on th
e other 
hand, was
 optimized
. With t
he series
 600um FET
, 
the insert
ion loss 
was not 
going to 
be a prob
lem, 
and with 
the two 
600um sh
unt devic
es, the 
attenuatio
n was ex
pected to 
increase. 
The final 
r e s pons e s 
a re sh own 
i n f i g u re
 33 for 
the 6 - 6 - 6 
configura
tion, and
 the com
puted res
ults comp
are· 
favorably 
with what 
was expec
ted. 
MMIC CIRCUIT 
DESIGN 
The PI 2-6
-2 and th
e PI 6-6-6
 circuit 
models 
were shown
 to be ac
ceptable a
s attenu
ator desig
ns, 
so the mo
dels were 
converted 
into circu
it layouts
. 
The layou
t process 
was repea
ted £or t
he PI mod
els 
105. 
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PI 2-6-2 ATTENUATOR 
CIHCUIT: HIGHL.OSS. 
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S21 
S 1 .-) s·~r, S21 
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l. 
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- 17. 8 0. 194 168 • '] -10.40
 
,: 6. 00000 0 .198 169. 1 0 
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and the circuit
 design correla
ted to what wa
s 
specified by the
 model file. S
ince there was a
n 
asymmetrical pro
perty to the des
igns, the cirduit
s 
did not appear
 as streamline
 as did the T
EE 
circuits, but 
the asymmetry 
was needed to 
compensate for 
the single ae
ries FET. The 
transmission lin
es tended to win
d around in ord
er 
to obtain the l
ine lengths the
 file gave. Als
o, 
open stubs were 
needed by the 6-6
-6 configuration
s 
to swing the hig
h loss Sll refle
ction coef££icie
nt 
in around 50 ohm
s. The MMIC design
s are presented 
i n £ i g u r e s 34 a
n d 35 f o r t he 2 
- 6 - 2 and the G - 6 
- 6 
configurations, 
respectively. 
The detail of 
the 2-6-2 cons
ists of only 
t h r e e m a J o r i t e m
 s • T h e £ i.r s t 
i s th e 3 5 u m w i 
d e 
transmission lin
e connecting t
he drain of th
e 
first shunt 200um
 FET to the drai
n of the series
 
600um FET. The
 line· has num
erous bends at 45
 
degree 
short. 
angles that he
lp 
The second item 
is 
keep 
the 
the line length 
transmission line
 
that is 50um wide
. 
of the series FE
T to 
This line connec
ts the source 
the drain of the 
second shunt 
200um FET and 
provides the c
onnection to th
e 
signal terminal. 
This line, wider 
than the first, 
compensates £or 
the smaller ca
pacitance seen 
at 
the soure 0£ the 
600um FET when th
e FET is in its
 
high resistance 
state. The fin
al item is the 
biasing 0£ th.e g
ates. The two 
shunt devices are
 
tied together at 
a common gate bia
s pad, and both 
have 2k resistors
 providing the R
F blocking of the
 
gate. The seri
es 
but also uses a 2
k 
device is indepe
ndently biased, 
resistor for RF 
blocking. This 
112. 
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is the same bias arrangement as used £or the 
TEE 
attenuator. In addition to the above, a via h
ole 
is used for grounding the source of both MESFE
Ts. 
The increased inductance caused by Just one 
via 
hole had a nominal e££ect on the per£ormance, 
and 
for the sake of th~ chip size and the yi
eld 
percentage, the single via is considered adequa
te. 
The 6-6-6 is considerably different from the 
2-6-2 design. Although the three main items st
ill 
exist, they are vastly different. The 
two 
transmission lines both have narrow widths <l
ess 
than 15um) to balance out the increased 
capacitance to ground caused by the larger 600
um 
shunt FETs. Open stubs are also used to allevi
ate 
the greater mismatch the larger FETs caused. 
The 
open stubs look like a high impedance open at 
low 
frequencies, but above 10GHz, the open stub beg
ins 
to look capacitive. The end result is that 
the 
capacitance, placed 470um away from the F
ET, 
caused a better match to 50 ohms. The sh
ort 
length of transmission line between the FET 
and 
the open stub rotates the parallel RC of the 
FET 
to the inductive side of the Smith chart. 
The 
capacitance is then added and the FET appears m
ore 
resistive. The additional transmission l
ine 
rotates the impedance seen at the stub furt
her 
into the inductive region detracting from 
the 
match, but improving the attenuation flatness.
 
The two open stubs, although different in 
size, per£orm the same task. The narrow stub s
ees 
the source side of the series FET, which has l
ess 
capacitance associated with it, while the w
ider 
115. 
stub looks at the drain of the FET. The drain 
side needs more compensation than does the source, 
and so the larger stub is on the drain side. 
The MMl~ circuit designs for the 2-6-2 and 
the 6-6-6 PI attenuators have been defined. The 
cells are again 
performance is 
design to use. 
expected to be 
comparable in size and only the 
over the deciding factor 
The process yield 
high, even higher than 
which 
is again 
the TEE 
attenuator because of the single via hole. 
VARIABLE ATTENUATION 
Variable attenuation was achieved using a 
variable gate biasing scheme similar to the method 
used for the TEE attenuator. Analysis was 
performed using the bias dependent FET models and 
allowing SUPER-COMPACT to optimize the voltage 
values to obtain flattest attenuati6n and 
acceptable VSWRs. Specific 
and VSWR limits were given 
and the goals were weighted 
optimization was completed, 
t h e r e s u l t s w e r e c r e a t e d. 
The first two plots 
values of attenuation 
as optimization goals 
appropriately. Once 
comparison plots of 
define the variable 
attenuation responses for the 2-6-2 version of the 
PI attenuator. The second two plots are for the 
6-6-6 
VSWR 
version. 
for the PI 
The magnitude of Sll 
circuit. Although 
116. 
defines the 
a slight 
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variation exists between 
the reflection 
coefficients of the two input term
inals, the small 
difference was considered inconse
quential to the 
comparison of the different att
enuation levels. 
For optimization, the magnitudes 
of both Sll and 
S22 were optimized to assure th
at the variation 
remained small. 
From the plot of Sll for 
the 2-6-2 
configuration, it can be seen th
at the magnitude 
of the reflection coefficien
t increases as 
attenuation increases. This i
s caused by the 
lower resistances of the FETs, 
needed for the 
increased attenuation, providing a
 poorer match to 
the 50 ohm system. Also, the
 drain-to-source 
capacitance of the 200um shQnt devices c
auses the 
mismatch to increase with frequ
ency. The total· 
impedance of the attenuator 
goes down with 
frequency because of the shunting 
capacitance, and 
so the mismatch increases. If t
he capacitance is 
removed or made very small, then 
the VSWR remains 
flat across the band. Attenuati
on decreases as 
frequency increases and is direc
tly affected by 
the ratio between the 200um 
and the 600um 
drain-to-source capacitances. 
As frequency 
increases, this capacitance r
atio begins to 
dominate over the ratio of the 
resistances and 
therefore the attenuation fluctua
tes. 
The voltage variation needed fo
r each FET 
gate terminal follows that
 presented by 
Magarshack. As attenuation incre
ases, the bias on 
the series FET increases while
 the shunt bias 
decreases. Figure 38 defines the 
voltage variation 
121. 
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derived from 
the optimization 
done by 
SUPER-COMPACT. A
 bias circuit sim
ilar to that 
defined by Magarsh
ack could be incorp
orated as the 
supply of the two 
related gate biase
s. 
T he 6 - 6 - 6 P I con f 
i g u r at i on ( £ i g • 39 ) be 
h ave d 
differently compar
ed to the 2-6-2 
circuit. The 
additional tuning 
stubs compensated 
for the larger 
capacitances of t
he 600um, and in
 turn, caused 
different variatio
ns with changes 
in the gate 
voltages. S11 w
as flat £or 4dB 0£
 attenuation, 
signifying that th
e capacitive a££e
cts were tuned 
out and were not 
£elt at the lower
 attenuation. 
The resistances 0
£ the FETs produ
ced a better 
match at the lower
 attenuation level
 bringing the 
input impedance 
in around. 5 O oh
ms • As the 
attenuation increa
sed, again the ma
gnitude oi 511 
increased due to 
the lowering of 
the input 
impedance. The tun
ing stubs did littl
e to count~r 
act this large ch
ange in the resi
stances 0£ the 
FETs, so the refle
ction coefficient 
increased. At 
higher levels of a
ttenuation, the s
hunt capacitor 
effect was felt a
gain as it was 
in the 2-6-2 
attenuator. Lar
ger tuning stubs w
ould have been 
needed to improve 
the VSWR at the hi
gher levels, 
but the stubs were
 not changed sin
ce the -lOdB 
upper limit on S11
 was met by all t
he attenuation 
levels except -14d
B. 
Attenuation 0£ th
e 6-6-6 circuit 
was less 
dependent upon freq
uency than the 2-6
-2. Thia was 
attributed to the 
different capacitan
ce ratio that 
existed between th
e series and the 
shunt devices. 
Since al the FET
s were 600um device
s, the ratio 
123. 
was l-to-1, as oppose
d to the 3-to-l ratio 
£or the 
2-6-2 attenuator. 
This inherently tended
 toward 
greater attenuation a
cross the band, and 
so the 
upward slope 0£ the a
ttenuation curve no 
longer 
existed. 
The gate biasing of t
he 6-G-6 also differe
d 
from the 2-6-2 biasi
ng. The series bias
 always 
remained below that of
 the shunt. The shun
t 600um 
FETs had a much smalle
r resistance than the
 shunt 
200um FETs, and· so a
 larger bias was ne
eded to 
keep the same equiva
lent resistance value
s as in 
the 2-G-2 attenuato
r. The corresponding 
voltage 
var i at ions are show
n in figure. 39. T
he bias 
circuitry needed to 
bias the gates at 
their 
appropriate points wi
ll be --ore intricate t
han the 
Magarshack circuit. 
The voltage variatio
n does 
not follow such a
n ideal curve g
iven by 
Magarshack, so uniqu
eli related supplies f
or both 
gates would have to be
 developed. 
The PI attenuator offe
rs a viable solution t
o 
the lack 0£ MMIC atten
uator circuits. Like 
the TEE 
attenuator, the circ
uit is very simple 
and the 
operation is easily 
understood. The applic
ations 
of the attenuator ar
e many, and the gate 
biasing 
allows the attenuatio
n to be varia-ble. B
oth the 
TEE and the PI MM
IC attenuator desig
ns are 
expected. to be valuab
le circuits in the m
icrowave 
industry. 
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ATTE~lUAT I ON 
MONTE CARLO STATISTICAL 
ANALYSIS OF VOLTAGE ANO 
PROCESS VARIATIONS 
SUPER-COMPACT has t
he ability to do 
statistical analysis 
0£ circuit designs u
sing 
Monte Carlo variat
ion trials. Speci
fied 
parameters in the circ
uit file are varied u
sing 
either a uniform or a 
guassian distribution. 
The 
Monte Carlo trials ana
lyze the circuit using
 the 
given variation in the 
parameters and the anal
ysis 
tabulates the results 
in the form 0£ histogr
ams. 
The histograms provide
 the· distribution 0£
 the 
responses and provide
 insight to the expe
cted 
sensitivity 0£ the circ
uit design. 
The statistical analys
is of the attenuators
 
consisted 0£ two dis
tinct studies. The f
irst 
dealt with the sensiti
vity to bias fluctuat
ions. 
The purpose in the an
alysis was to simulat
e the 
typical voltage varia
tion that is commo
n to 
voltage 
stable 
regulators 
attenuator 
and thereby 
designs. 
concerned the variation
s that 
due to processing toler
ances. 
determine the 
The second 
most 
study 
would be expected 
No process sequence 
is 100" repeatable, 
the design must there
fore 
accommodate typical 
deviances :from the n
ormal 
process. An understan
ding 0£ the sensitivit
y 0£ 
each attenuator desig
n provides the basis
 £or 
decision making concern
ing the optimum design
 £or 
production fabrication.
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Voltage :fluctua
tion was defi
ned by the 
tolerance assign
ed to the Nati
onal Semiconduc
tor 
precision volta
ge regulator L
H0076, a typica
l 
voltage teyulato
r. The DC regu
lated voltage w
as 
stated to have 
a 15 millivolts
 maximum varianc
e 
:from the pro
grammed output
 voltage. Th
is 
tolerance was us
ed as the stan
dard deviation 
0£ 
the .voltage vari
ation in the sta
tistical analys
is. 
Since the value 
was the maximum 
variation 0£ th
e 
regulated volta
ge, the results
 :from the analy
sis 
were assume
d to be the wor
st possible case
. The 
gate voltages 
of the MESFETs 
in the MESFET 
attenuator c
ircuits were s
pecified as vari
ables 
for the analysis
 and given stand
ard deviations 
0£ 
Carlo trials 
15 millivolts. 
Monte 
were done and th
e results were 
tabulated into 
the 
histogram form. 
The PIN diode at
tenuator was 
not 
considered in th
e analysis beca
use the correlat
ibn 
between the bias
 voltage and 
had not been det
ermined. 
the model param
eters 
With the statist
ical analysis 
0£ the voltage 
variations :finis
hed, the attenu
ation distributi
on 
was studied for 
each MESFET atte
nuator design, 
and 
the results are 
presented in 
change in atte
nuation is 
table 1. 
given for 
The total 
five sample 
:frequencies so t
hat the compari
son between desi
gns 
is easily don
e. It is easil
y noticed that 
the 
TEE 6-2-6 attenu
ator presents 
the most stabl
e 
attenuation. W
ith a maximum ch
ange of .155dB, 
the 
attenuator has 
the lowest var
iation £or th
e 
£requencies co
nsidered. In 
contrast to 
the 
TEE 6-2-6. the 
PI 6-6-6 has 
nearly 1 dB 0£ 
127. 
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VOLTAGE VARIATION 
National Semiconducto
r Voltage Regulator -
Standard Oeviation .0
15 Volts 
Lll0076 Negative Precis
ion Programmable Regu
lator 
MESFET TEE 6-2
-6 TEE 6-6-6 
PI 2-6-2 
Attenuator 
.25d8 .155d8
 .38dB 
.JSdB 
.28dB .149dl
i .34d8 
.32d8 
-
• JOdB .142d
8 .29dB 
.275d8 
• 29dB .132d
8 .23dB 
.249d8 
• 27d8 . l 23d
8 .J7dH 
.217dB 
Pl 6-6-6 
.903d8 
.902dB 
.906dB 
.9l4d8 
.924dB 
variation. 
is due to 
to ground, 
6-2-6 is 
shunt FET. 
channel 
The high sensitivity 0£ the PI 6-6-6 
its high gate biasing 0£ the shunt FETs 
whereas the low sensitivity 0£ the TEE 
caused by the low gate voltage of the 
Referring back to the equation for the 
resistance of the FET <13.), the denominator becomes unstable as the gate 
approaches the pinch off voltage. Slight 
in the gate voltage are amplified more 
ratio of the gate voltage to the pinch 0££ 
approaches 1. 
voltage 
changes 
as the 
voltage 
The quarter 
be comparable to 
The gate biases 
wavelength attenuator proves to 
the TEE 6-6-6 and the PI 2-6-2. 
0£ these three attenuators are 
also similar, and 
attenuation variation 
so the similarities in the 
are not surprising. 
Processing tolerances we~e also considere~ 
for the attenuators. The PIN diode attenuator was 
entered into this analysis since the variation in 
the device parameters was expected to be the same for all devices fabricated in gallium arsenide. Standard deviations 0£ 5~ were assigned to all the 
maJor components 0£ the device models. These 
consisted 0£ the following £our parameters. 
Diode Junction capacitance 
Diode forward resistance 
MESFET drain-to-source capacitance 
MESFET channel resistance· 
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The analysis again consisted 
Carlo trials that resulted in 
output. The output was reviewed 
stating the attenuation 
also the insertion loss 
was included because 
variation 
variation. 
of the 
of 100 Monte 
the histogram 
and tabulated 
as before, 
Insertion 
impact 
and 
loss 
the 
drain-to-source capacitance has on it. 
Table 2 
gi~es the r~sults for the six attenuators
. 
The comparison of the two quarter wavele
ngth 
attenuators shows the MESFET design has 
a slight 
advantage over the PIN diode desig
n. The 
attenuation of the MESFET attenuator is in
fluenced 
less by the processing variance than the 
PIN, and 
the insertion loss variation is less
 for the 
MESFET for the maJority of· the frequency
 points. 
The better performance of the MESFET d
esign is 
attributed to the smaller capacitance siz
e 0£ the 
200um FETs compared to the PIN 
Juncti~n 
capacitance. 
Comparing the TEE and the PI attenuators
 is 
not as direct as it was £or the qua
rter wave 
attenuators. The insertion loss is best
 £or the 
PI attenuators which have only one serie
s device. 
The PI 2-6-2 had the overall lowest insert
ion loss 
deviation due to its shunt 200um FETs an
d single 
series 600um FET. The change in th
e shunt 
capacitance is not noticeable using the
 smaller 
devices, but it is for the larger 600um d
evice as 
the values for the PI 6-6-6 attenuator sho
w. Both 
0£ the TEE attenuators were comp
arable to 
eachother, but the 600um FET of the T
EE 6-6-6 
affected the loss at higher frequencies. 
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PROCESS VARlATlON 
MESFE'f 
PlN Diode 
Drain-to-Source Capacitance 
ChanneJ Resistance 
Junction Capacitance 
Forward Rsistance 
- Standard Deviation 5% 
- Standard Deviation 5% 
- Standard Deviation 5% 
- Standard Deviation 5% 
ATTENUATION 
PIN MESFET TEE 6-2-6 T
EE 6-6-6 Pl 2-6-2 PI 6-6-6 
Attenuator Attenuator 
2.66dB 2. l8d8 .797d8 
l. 23dB I. l49d8 .885d8 
2.82dB 2.66dB .702d8 
l. OldB l.013dB .864d8 
2.23d8 2.24d8 .648dB 
.680dB .849dB .848d8 
INSERT lON LOSS 
.048d8 .064dB • l 72dB 
. l 73dB . I 22d8 . l09dB 
.089dB .068dU . l 77d8 
. l 92dB • 12 )dB . 137dB 
• 23ldH . l 4)dB .188dB .256d8
 . l 26dB .179d8 
Attenuation £or the TEE and PI attenuators 
:follows no rule. For the TEE attenuators, 
the smaller 
general 
200um FET 
to the design 
6-6-6 design. 
than 
For 
provides 
does the 
greater stability 
shunt 600um 0£ the 
the PI attenuators, the reverse 
is true. The lowest sensitivity design uses the 
600um FET as the shunt devices, while the 200um 
shunt devices 0£ the PI 2-6-2 gave poorer 
performance. The variation in the attenuation is
 
dependent upon the influence the three FETs have
 
as a whole on the total attenuation. 
The sensitivity analysis 0£ the MMIC 
attenuator circuit designs is useful for
 
evaluating and comparing the expe?ted circuit
 
performances. With the ~esults available, the
 
least sensitive designs can be chosen £or
 
fabrication and manufacturing. 
chosen will provide better yield 
tighter performance windows. 
132. 
The circuits 
percentages a·nd 
ATT!NUATOR D!SIGN
 COMPARISON 
AND CONCLUSION 
The design 
analysis for 
the six atten
uator 
configuration
s has been 
done. Comp
arison of the
 
design resul
ts provides 
the basis for
 choosing th
e 
optimum desi
gns to be 
utilized in 
actual MMIC 
circuit fab
rication. 
Figures 0£ 
merit were 
defined for 
Judging the
 different 
attenuator 
designs and 
their RF perf
ormances. T
he figures o
f 
merit include
 the ~axima/m
inima and th
e variation 
0£ the k
ey perform
ance respo
nses of th
e 
a t t e n u a t o r 
s • I n t
able 3 a r e 
l i s t e d t h e 
£ i g u r e s 
0£ merit £or 
the six atten
uators. 
The quarter 
wavelength 
attenuators
 are very 
similar in 
their perfor
mance expe
ctations. The
 
attenuation 
variations a
re comparab
le having onl
y 
a .9dB di££er
ence between
 the two va
riations, yet
 
the magnitude
 of both is 
exceptionally
 high at 15~ 
of the total 
attenuation. 
Insertion los
s is best 
£or the PIN 
diode attenu
tor. The PI
N diodes hav
e 
a smaller s
hunt capacita
nce to 
the 600um FET
 used in the
 MESFET 
ground than 
attenuator.
 
does 
The 
result is a 
decrease in 
the insertio
n loss with 
respect to 
the MESFET a
ttenuator. 
Sll is bette
r 
£or the MESFE
T attenutor 
in both the h
igh and the 
low loss sta
te. This is
 caused by th
e absence of
 
the DC blocki
ng capacitor
s and the be
tter matching
 
qualities of 
the 200um FE
T. The on-
to-off ratios
 
were very s
imilar since
 both the a
ttenuation an
d 
the insertion
 loss were n
early the sam
e. 
133. 
The DC biasing 0£ the two attenuators 
was 
extremely different. This is the poi
nt that 
determined the best design. The D
C power 
requirement for the PIN diode ~ttenu
ator ~~ 
calculated to be in the range of 400 mi
lliwatts. 
The DC biasing of the diodes into the
 forward 
region uses of£-chip bias resistors to cr
eate the 
needed diode resistance contours. T
he bias 
voltage is 5 volts to maintain the oper
ation in 
the forward region and also allow the ad
Justment 
of the 0££-chip resistances £or all £ive d
iodes. 
The MESFET attenuator had zero po
wer 
requirements. Since the drain was at 
zero DC 
bias, no drain current existed. Also, s
ince the 
gate-to-drain schottky diode was reverse
 biased, 
no current flowed across the Junction. 
Only DC 
gate bias ranging from O volts to the p
inch off 
voltage <approximately 4 volts> was ne
eded. The 
elimination 0£ the power requirement 
made the 
MESFET attenuator the best overall design. 
In comparing the TEE and the PI attenua
tor 
analysis results, no di££erence in the
 DC bias 
requirements existed. The MESFET needed o
nly gate 
bias as shown before in the review of th
e MESFET 
quarter wave attenuator. The RF perfor
mance of 
these attenuators was the sole means £or
 Judging 
the best performance. The TEE 6-6-6 de
sign was 
deemed unusable due to its high insertion 
loss and 
large attenuation ripple. In general?
 the PI 
6-6-6 attenuator showed the most fa
vorable 
responses. The on-to-of£ ratio was in l
ine with 
the other designs, the TEE 6-2-6 and the P
I 2-6-2. 
135. 
The re£ection coeffi
cient was below the 
-lOdB 
limit in the high loss 
state, and in the low 
loss 
state it was below -26d
B. The attenuation ri
pple 
was second only to 
the TEE 6-2-6, yet 
the 
magnitude 0£ the attenu
ation was ldB greater 
than 
the TEE 6-2-6. The ins
ertion loss of the.PI 6
-6-6 
is also very good con
sidering the other des
igns. 
Its value 0£ 1.82dB 
is very close to the 
best 
overall value 0£ 1.56dB
 £or the PI 2-6-2. 
The optimum designs h
ave been discussed and
 
are listed as follows. 
QUARTER WAVELENGTH ATTENUATOR 
MESFET Attenuator 
TEE/PI ATTENUATORS 
PI 6-6-6 
These designs are ·the
 best 
fabrication into MMIC fo
rm. 
fabricate all six desig
ns and 
choice £or initial 
It would be ideal to 
evaluate the designs 
using actual measured 
available real estate 
data, but the scarcity
 of 
makes this option a c
ostly 
one. The design resu
lts are an accurate me
ans of 
comparing the relativ
e design performance
s and 
chasing the most promi
sing designs. 
Areas to 
consist of (1) 
and evaluating 
FURTHER WORK 
be considered for fu
rther study 
processing the attenua
tor designs 
them on the basis 0£ 
measured RF 
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performance data: (2) the development of feasible 
biasing circuitry for the PI and 
the TEE 
attenuators; <3> studying the aff
ect on 
performance 0£ additional sections in the
 quarter 
wavelength attenuators and the cascading 0
£ the PI 
and the TEE attenuators. With the gro
und work 
done using the computer design analy
sis, the 
attenuator designs can be verified and e
nhanced. 
Modifications can be included to compe
nsate for 
temperature variations and process va
riations. 
The end result would be an extremely
 useful 
building block for complex hybrid m
icrowave 
circuits. 
FINAL REMARKS 
The work ~ontained here has establis
hed 
preliminary designs for monolithic m
icrowave 
integrated circuit attenuators. The first
 designs 
considered the transfer of a presently p
roduced, 
quarter wavelength, hybrid circuit design 
into the 
monolithic form. Two variations of 
the MMIC 
circuit were developed, the PIN diode 
and the 
MESFET attenuators, and the computer resu
lts were 
presented. Two additional MMIC at
tenuator 
designs, the TEE and the PI, were also
 devised 
using a minimum of devices and wafer real
 estate. 
The additional designs typlify the simpl
ist forms 
of attenuator designs. Variations 0£ t
hese two 
designs with respect to the size of the
 devices 
used in the attenuators were studied 
and the 
137. 
results reviewed. The optimal designs for the 
quarter wavelength and the PI and TEE designs were 
determined and the means of comparison stated. 
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APPENDIX 
143. 
•stop• PIN DIODE >..; 4 .~ TTENUATO
R 
!..:S1 PINAFNS 
2 * PIN ATTENUATOR CIRCUI~ PROGRAM 
3 ·******•*****················*•• 4 .. 
5 .. 
5 • ~IQDE ~oR~ARD RESISTANCF.S 
7 • 
8 .~ESP!NA:42.: 
9 RESP INB: 21 . 3 
: 0 RESP INC: 14. S 
: , . 
~ 2 ... *······***~'** ..... ********"************ .. ** 
STAGE 1 VARIABLES 
! , 5 .. 
:~o ••••*•***•·********·~····***•**~*******
• 
17 VIA: ***• 
18 ~IDTHI :32.7UM 
19 LEN1: 224UM 
20 L..EN2: 305. 6UM 
21 LEN3:233Ut1 
22 L..EMS:SOOUM 
23 SPACE1 :69.52UM 
2~ SPACE2:27.437UH 
25 SPACE3~50.9Ut1 
26 * 
27 **** ..... ****** STAGE 1 *********'***** 
28 * 
29 BLK 
3-0 iRL 
., ~ 96UH P :oouM SUB 
". CAP 2 3 C 4. '.PF ,::i I 
32 TRL 3 4 ~ ;o.IDTHl 
D 100UM SUB 
"" iRL 4 s w WIDTH1 P SOUM SU
B 
.:,.::i 
34 iRL s 
("' ~ ~IDiH 1 p 200UH SUB .., 
35 TRL 6 7 W WIDTH1 p <LEN5-SPAC
E1-SPACE2-SPACE3-<3•WI0TH1>> 
36 CPL 7 1 0 3 8 ~ l'lIDTH1 S SP~CE
3 P ;_rn3 SUB 
37 TRL 8 9 W WIDTH1 
p C SPACE3+wIDTH1 > SUB 
38 TRL 10 
• 1 
I • W ~IDTH 1 ;:.' 1 00UH SUB 
39 CPL , , ! 4 13 12 i,J WIDTH1 s SP
ACE2 P i_EN2 SUB 
40 TRL r2 1 ') i.l WIDTH1 ? <SPACE
2+t,.jIOT!-11 > SUB 
'.., 
41 TRL 14 ~s W WIDTH1 
p 100UM SUB 
42 CPL : 5 18 , 7 !6 ~ ~IDTH1 s SPAC
E: P i_~Nl SUB 
43 TRL 16 1 7 W IHDTH1 p < SPACE 
1 +I.JID TH 1 ) SUB 
44 TRL i8 19 ~ ~IDiH1 ? 100UH SUB 
45 STAGE 1 : 3POR 1 5 19 0 
46 END 
,4 7 .. 
48 *•*•***4 ****•*****•*•*****•*•*••**·
*•********** 
49 * 
50 * STAGE 2 ~AR:ABLES 
Si • 
52 ~••~···**····*·····*·····-~·· .. ··*···**•
*•*····· 
5? ~ 
54 ;.llI)T~2:LJ1. 31!JM 
55 l...EN4: 1 32 . LIU~ 
ti L-EN6:SOOUH 
57 SPACE4:56.39UM 
144. 
SUB 
58 SPACE5:78.513UN 
59 SPACE6:86.374UM 
60 SPACE7:46.44UM 
61 ************* STAGE 2 •**•************ 
62 * 
63 BLK 64 CPL ! 4 3 2 W WIDTH2 S SPACE4 P LEN4 SUB 
65 TRL 2 3 W WIDTH2 P <SPACE4+~IDTH2> SUB 
66 TRL 4 5 ~ WIDiH2 P iOOUM SUB 
67 CPL 5 8 7 6 W WIDTH2 S SPACES P LEN4 SUB 
68 TRL 6 7 W WIDTH2 P <SPACES+WIDTH2> SUB 
69 TRL 8 9 W WIDTH2 P 100UM SUB 
70 CPL 9 '.2 11 10 ~ WIDTH2 S SPACE6 P LEN4 SUB 
71 TRL 10 11 W WIDTH2 P <SPACE6+WIDTH2) SUB 
.72 TRL 12 13 W WIDTH2 P 100UH SUB 
73 CPL 13 16 15 14 W WIDTH2 S SPACE? P LEN4 SUB 
74 TRL 14 15 ~ WIDTH2 P CSPACE7+WIDTH2) SUB 
,75 TRL 16 17 W WIDTH2 P <LEN6-SPACE4-SPACES-SPACE6-SPACE7-<4*WIDTH2>> 
1 76 + SUB 
i77 TRL 17 18 W WIDTH2 P <LEN4+50UM> SUB 
178 TRL 18 19 W WI0TH2 P 100UM SUB 
!79 TRL 19 20 W WIDTH2 P 150UN SUB 
fso STAGE2:2POR 1 20 0 
1
81 END 
82 * 
·83 *******************""'**"""**·************** 
84 * 
85 * 
86 * 
PIN DIODE MODELS · 
87 **************************************** 
88 * 
e9 * 
90 * 
91 BLK 
PIN A MODEL - FORWARD 
92 TRL 10 1 ~ 30UH P SOUH SUB 
93 IND 1 2 L=25PH 
94 CAP 1 0 C=4FF 
95 RES 2 3 R=RESPINA 
96 IND 3 4 L=25PH 
97 CAP 4 0 C=4FF 
98 TRL 4 5 W TSOUM P !OOUM SUB 
99 CAP 5 6 C 1S.6PF 
100 IND 6 0 L VIA 
101 PINFORA:lPOR 10 0 
102 END 
103 * 104 * PIN B MODEL - FOR~ARD 
105 BLK 
i06 TRL iO i W 30UM P SOUH SUB 
107 IND 1 2 L=2SPH 
108 CAP , 0 C=4FF 
109 RES 2 3 R=RESPINB 
110 IND 3 4 L=25PH 
1i1 CAP 4 0 C=4FF 
1 i2 TRL 4 5 ~ 150UH P 100UM SUB 
113 CAP 5 5 C 15.6PF 
114 IND 6 O L VIA 
115 PINFORB:1POR 10 0 
145. 
1 ;5 am 
11 7 • 
118 • PIN C '10DEL - FORWARD 
i 19 BLK 
'20 TRL i O : ~ 30UM P SOUM SUB 
i21 IND 1 2 L=25PH 
122 CAP 1 0 C=4FF 
123 RES 2 3 R=RESPINC 
124 IND 3 4 L=25PH 
125 CAP 4 0 C=4FF 
126 TRL ~ 5 ~ iSOUM P lOOUM SUB 
127 CAP 5 5 C 10.0PF 
128 CAP 5 7 C 10.0PF 
129 IND 5 0 L VIA 
130 IND 7 0 L VIA 
'131 PINFORC:1POR 10 0 
; 132 END 
i 133 • 
1 134 * PIN A & B HODEL - REVERSE 
135 • 
136 BLK 
i37 TRL 10 i ~ 30UM P SOUM SUB 
138 IND 1 2 L=25PH 
i39 CAP 1 0 C=4FF 
140 CAP 2 3 C=78FF 
14 i RES 3 4 R= i . 5 
142 IND 4·5 L=25PH 
143 CAP 5 0 C=4FF 
144 TRL 5 6 W 150UM P 100UH SUB 
145 CAP 6 7 C 15.6PF 
l46 IND 7 0 L VIA 
~47 PINREVAB:lPOR 10 0 
148 END 
149 .... 
150 * PINC HODEL - REVERSE 
15 i * 
152 BLK 
153 TRL 10 1 W 30UM P SOUM SUB 
154 IND 1 2 L=25PH 
155 CAP 1 0 C=4FF 
156 CAP 2 3 C=78FF 
157 RES 3 4 R=! .5 
158 IND 4 5 L=25PH 
159 CAP 5 0 C=4FF 
1 60 TRL 5 6 W 1 SOUM P 1 OOUM SUB 
1 61 CAP 5 7 C 1 0 • OPF 
1 62 CAP 6 8 C 1 0 . OPF 
163 IND 7 0 L VIA 
164 IND 8 0 L. VIA 
165 DINREVC:iPOR 10 0 
166 ~ND 
i 67 * 
1 t.8 • 
1S3 •************ 3IAS ********************* 
170 • 
i 71 
172 
i73 
BLK 
CAP 1 2 C 
RES 2 0 R 
• i 15PF 
6.23 
146. 
i74 RES 1 3 R 
,75 IND 3 4 L 
176 RES 4 5 R 
177 CAP 5 6 C 
:78 RES 6 0 R 
179 CAP 5 7 C 
180 :ND 7 0 L 
101 BIAS: 1 POR 1 Vt I 
~82 END 
~83 .. 
184 ... ********** 
i85 • 
186 * 
187 BLK 
188 STAGE1 1 2 3 
189 PINFORA 2 
190 PINFORB 3 
:19i STAGE2 3 4 
! 192 PIMFORC 4 
'193 BIAS 4 
J
194 STAGE2 5 4 
195 PINFORB 5 
3.04 
3.2NH 
3.04 
. ~ 1 6PF 
,.. ""' c . .::..:., 
38. i PF 
VIA 
0 
HIGH LOSS 
f 1'36 PIN FORA 6 
i197 STAGE1 7 6 5 
/199 HIGHL0SS:2POR 1 7 0 
l\ 199 END 200 * 
*********** ...... **** 
1
201 * 
202 * 
203 **************** LOW LOSS ***** .... *********** 
204 * 
205 * 
206 BLK 
207 STAGE1 1 2 3 
208 PINREVAB 2 
209 PINREVAB 3 
210 STAGE2 3 4 
21 1 P INRE\JC 4 
212 BIAS 4 
213 STAGE2 5 4 
214 PINREVAB 5 
215 PINREVAB 5 
216 STAGE1 7 6 5 
21 7 \..OWLOSS: 2PCR 1 . 7 0 
218 END 
219 * 
220 ~ 
221 * 
222 BLK 
223 HIGHLOSS l 2 
224 LD~LOSS 3 4 
225 COHPARE:4POR I 2 3 4 0 
225 END 
227 • 
228 • 
229 rREQ 
230 STEP 4GHZ 16GHZ 1GHZ 
147. 
231 ENO 
-232 * 
233 * 
234 OPT 
235 HIGHLOSS MS21=-4008 W=.2 
236 ENO 
237 * 
238 • 
239 * OUT 
240 * PRI HIGHLOSS S 
241 * PRI LOWLOSS S 
242 • ENO 
243 * 
244 * 
245 DATA 
246 SUB: HS**** 
1247 END 
.I EDT .. 
148. 
MESFET A/4 ATTENUATOR 
· ............................................. ,. ................. * ....... ... 
F£7 ATTENU~TOR CIRcur~ PROGRAM 
'.JP : a. ; : 
.. 
1JG: 1 • 8 ! 60 
VG2: . C2597 
J \JG3: i • a3.3 
1 .. 
2 ••***** .................................... ******** ........ *******• 
; .. 
~ • \JOL :AGE CONTROLLED 2'JOUM c-Ei" 5 .. 
7 • 
" 
··' . 
• I 
~2 
'" . ;, 
.4 
C: 
... 
',('\ 
- •:> 
RDS: 1 <:. 23 
CDS: .0412PF 
BU< 
CAP •::) r: .652FF .., 
CAP 1 7 C 5. 47FF 
CAP 7 •'l C ! . 41J4FF .., 
RES 2 R . 4038 
CAP 2 3 C .0219PF 
CAP 2 4 C .0218PF 
CAP Z 5 C .Ot57PF 
CAP 2 6 C .01605PF 
.9 
:Q 
I 
.,,., 
: . .::, 
RES 3 4 R <RDS•0.41<1-<VG/VP)>> 
RES 4 5 R <RDS•0.271<1~<VG/VP>>> 
RES 5 6 R <R0S•0.3t/<1-<VG/\JP»> 
CAP 3 SC CDS 
3 RES 6 7 R· 3.795 
iND 7 8 L .0426PH 
RES 3 9 R 3. 609 
IND 9 10 L 3.567PH 
'7 F200-VC:3POR I 8 10 Q 
·,.-, 
:-o END 
9 •**** ..... ******* ........... ~ ............................... ...... 
-0 • 
:t • ;z • ',/OL :AGE CONTROLLED 600 UM r'ET 
; 3 ................................. * ............................. *****"ilf ................... !rl ... . 
. a • 
:5 RDS2: 6. Li092 
!6 cns2: . 1 23api:-
., 3LK . ( 
.3 CAP '3 C 
.9 CAP 1 7 ,.. 
"' 
'. i) CAP 7 '3 C 
RES 1 "\ R 
" CAP 2 3 C 
;j CAP 2 4 C ., 
;4 CAP "\ 5 C 
" :;s CAP 2 6 C 
.,.. RES 3 4 R ,0 
1. 956FF 
16.42FF 
a.21FF 
.1346 
.06561PF 
. 0654PF 
. 047PF 
. 04816PF 
<ROS2•0.4/<T-<VG2/VP>>> 
149. 
RES 4 5 R <RDS2~0.27l<1-<VG2/V~lt> 
.3 :\ES 5 ':> R < RDS2 .. ,3. .31 I< ! - < \JG2/ 1.)P,~ H 
"' CAP 3 6 C CDS2 
~ES 6 7 ~ '.. 265 
IND 7 8 L .0142PH 
2 ~ES 3 '3 R ! . 203 
3 IND 9 1 0 L i . i 89PH 
4 ~500-VC2:3POR 1 8 10 0 
5 C::ND 
6 • 
• I <llt-
0 
~ - ~OLTAGE CONTROL~ED 200UM FET 
. "' 
• .:; 
. 4 RDS3: 1 '3 . 23 
·s CDS3: .04i2PF 
·- 8LK ::, 
, CAP I 3 I' .652FF I,, 
. ("\ 
,) CAP 1 7 C 5.47FF 
. '3 CAP 7 '3 C : . 404FF 
·~ RES 2 R .4038 IJ 
CAP 2 3 C .0219PF 
. .., CAP 2 4 (" .0218PF 
.:. I,, 
.... CAP 2 S ,~ .0157PF . .:; I,, 
: LI CAP 2 6 C .01605PF 
RES 3 4 R <RDS3•0.4/<t-<VG3/VPl>> 
·,b RES 4 5 R <RDS3•0.27l<1-<VG3/VP>>> 
. .., RES 5 6 ~ <RDS3•0.3t/C1-CVG3/VP>>t •I 
.. 3 CAP 3 6 C CDS3 
'.3 ~ES - 7 R 3.7'35 0 
:-o IND 7 8 L .0426P!-! 
: 1 ~ES 3 9 ~ 3.609 
·~2 IND 9 , 0 L 3.567PH 
" ~200-1JC3: 3POR 1 3 l 0 0 . ,) 
:4 END 
:5 ••*******-****._..... ............ *•*••••• ........... ******* 
:6 .. 
· 7 • !='ET OFF : 600Ut1 \/DS=-0. OV 1/G•-4. OV 
.~13 ilf, 
·'3 ""**""""****-*** ...... --.... -----·--* GO• 
'.} l • 
.'"\•~ BLK 'J '-
'.)3 CAP 
:)4 CAP 
05 CAP 
i)6 RES 
'; 7 CAP 
')8 CAP 
)'3 CAP 
') CAP 
, 
~ES 
. ' 
. " 1.:.. RES 
13 RES 
i 4 CAP 
15 ~ES 
'.3 
9 
11 
Q 
.J 
2 
.., 
.:.. 
~, 
.:. 
"' ~
'J 
.) 
4 
5 
'J 
.., 
3 
i ! r 9.4233FF 
" 7 C 24.288FF 
~ ,~ 1 .004FF ( 'J 
') R .13457 
'-
3 C .0272FF 
4 C '3. 23FF 
5 C . 05455PF 
6 C .05644PF 
4 R '.55.38 
5 R 7609 
6 R 24T 
6 C . 12184PF 
1 1 R 1 • 20292 
150. 
. ,. 
10 
, 
IND 11 12 ~ . i O 1 1 PH 
~ES; 7 R : .26438 
IND 7 8 L .02~25PH 
:9 F600-0FF:3POR 9 3 12 0 
20 ~ND 
,) 
I 1,.1 
22 ~ 23 ••********************************* ...... ********* 
25 • FET OF~ : 200UM VDS=O.OV VG=-a.ov 24 • 
.... -
~o • 
28 • 
29 • 
30 BU< 
.,, CAP a 11 C 3. 141FF )I .J 
...... CAP '3 7 C 8. 096FF 
.),;. 
,.., CPIP 11 7 C 0.3347FF .,.., 
34 RES 9 2 R .4041 
35 C;\P 2 
,, C .009FF .) 
36 CAP 2 4 C 3.079FF 
37 CAP 2 5 C .Ol82PF 
38 CAP 2 6 C .0188PF 
:,q 
~ES . ., 4 R 467.7 
-·~ 
J 
40 RES 4 5 R 22827 
41 RESS 5 R 725 
. " CAP 3 6 C .0406PF 
' RES 3 1 T R 3.609 ,,.) 
44 IND , 1 12 L .3033PH 
45 RES 6 7 R 3.795 
46 IND 7 :3 L .0637SPH 
IJ7 ~200-0FF:3POR 9 8 i2 a 
ll8 ~ND 
~'3 • 50 ****************************** ............... . 
,. . 
') I • 52 * STAGE 1 VARIABLES 
S3 • S4 •***""***************************** ........ *** 
55 VIA: ***.,.. 
56 RHO: 100 
57 WIDTH1 :38UM 
S3 LEN 1 : 2S5UH 
59 LEN2: 345\JM 
SJ LEN3: 396UH 
61 LEN5:600UM 
,;2 :3PACE 1 : S9UH 
;3 SPACE2:58UM 
:A SPACE3: 40UM 
,;s ~ 
-.-
~-*:*-·-· STAGE :,o 
=7 • 
3 3LK 
;9 rRL 1 
., t4 %UH P 
·' 
70 TRL 3 4 \.I \.1IDTH1 
7• TRL 4 5 ~ ~IDTH1 I I 
7"°' TRL 5 ,.. \.I \.1IDTH1 It:... r, 
1 ··-··---** 
tOOIJM SUB 
p ,souH SUB 
p iOOUM SUB 
p tSOUH SUB 
151. 
73 TRL s 7 \,j ,HDTHl ? <LEN5-SPACE1-SPAC
E2-SPACE3-<3•~I0TH1>> 
74 CPL 7 i 0 '3 8 w IHDiHi s SPACE3 
p -w· SUB :.....::.. ·=· 
75 TRL :3 '3 \..j ,HDTHt p < SPP.CE3+i,..j IOTH 1 > SUB 
76 TRL 1 0 1 1 w I-IIDTH1 p 100UH SUB 
n ,~o, : l ~ 4 . " 
, . ., \,j '.HOiH! s SPACE:2 p :_::~12 SUB 
-· -
I .J '.:. 
~ '3 TRL 12 13 w I-IIDTHl ? <SPACE2+1o1I0Tf-l1 > SUB 
·3 TRL 14 ;5 '.,I tHDiH1 
p 1 oouH SUB 
:30 CPL 15 i8 17 16 w \.1IDTH1 
C' SPACEi 0 !_EM: SUB ,.) 
' 
;3 1 TRL 16 i 7 \..j tHDTHl p <SPACE! +i,..jIDTHt > SIJB 
•"'\•-, .,...,, 18 19 w WIDTH1 n 100UM SUB ,,~ l~l. I 
:33 STAGE 1 : 3POR 1 5 19 I) 
;34 END 
:35 • 
:36 ... * .............. ***-*****************_ ..................... -* ............ ... 
:3i -
33... STAGE 2 VARIABLES 
:39 ,.. 
·30 ........................................................ - ............. - .......... - ....... - ...... -
'3: :., 
92 ~IDTH2:34.62UN 
'33 LEN4: 205UM 
'34 LEN6:500UM 
'35 SPACE4:57UH 
36 SPACES:40UM 
'37 SPACE5 :55UH 
'38 SPACE?: 39UM 
'39 •*****-***- STAGE 2 -•-••-••-* 
. !) 0 ... 
01 BL:< 
02 TRL 100 1 ~ WIDTH2 P SOUM SUB 
~3 CPL 1 4 3 2 W WIDTH2 S SPACE4 P LEN4 SUB 
4 TRL 2 3 ij ~IDTH2 P <SPACE4+WIDTHZ> SUB 
:05 TRL 4 5 W WIDTH2 P 100UM SUB 
.06 CPL 5 8 7 6 ~ ~IDTH2 S SPACES P-LEN4 SUB 
:07 TRL 6 7 W WIDTH2 P <SPACES+~IDTH2) SUB • 
08 TRL 8 9 ~ ~IDTH2? !OOUM SUB 
:09 CPL 9 12 1 1 1 O ~ rlIDTH2 S SPACE6 P LEN.A SUB 
.:o TRL 10 l 1 ~ ~IDTH2 P <SPACE6+WIDTH2) SUB 
.i, TRL 12 13 w WIDTH2 P 100Ut1 SUB 
.12 CPL i 3 l 6 15 14 ~ 1,..jIDTHZ S S?ACE? P LEN4 SUB 
SUB 
:13 TRL 14 15 W WIDTH2 P <SPACE7+WI0TH2> SUB 
14 i"RL 15 17 :.i t.+IDTH2 P <LEN6-SPACEa-SPACES-SPACE6-SPACE7-
<4ttiHDTH2) > 
. 15 + SUB 
.!6 iRL 17 :8 ~ ~IDTH2 P 300U~ SUB 
:i7 STAGE2:2POR iOO 18 0 
.18 END 
. 1 '3 ... 
20 • 
·'"'""' . • .:..t::. 
23 3U( 
.24 rq " ~ 1 OUM P 200UM RS RHO SUB 
.25 7RL 2 3 ..l 100UH P 100UH SUB 
.Z6 RES 3 OR 50 
27 CAP 3 0 C SPF 
.28 BIAS1 :!POR I 0 
·?9 END 
) . 
. 31 • 
152. 
:·:2 au< 
:33 TRL 1 2 ~ SOUH? 75UH SUB 
·1 TFR 2 3 1-1 1 OUM ? 200UH RS RHO SUB 
.~5 TRL 3 4 ~ 50UM P 300UH SUB 
236 TRL 4 5 1-1 100UH P SOUH SUB 
: 37 RES 5 0 ~ 50 
~38 CAP 5 0 C iOPF 
.39 TRL 4 5 ~ SOUM P 300UH SUB 
~40 TFR 6 7 1-1 1 OUM P 200UH RS RHO SUB 
241 iRL 7 8 !4 SOUM P ?SUM SUB 
242 BIAS2:2POR 1 8 0 
~43 END 
244 • 
:45 • 
:46 • 
247 •*•**.....,.**** HIGH LOSS ***...,.*•** .... ***••• 
248 • 
~49 • 
50 BLK 
:st STAGE 1 I 2 3 
52 F200-VC 20 2 21 
:53 BIAS1 20 
54 mo 21 0 L VIA 
:SS ~200-VC3 30 3 31 
56 BIAS2 30 50 
:57 IND 3i O L \}IA 
258 STAGE2 3 4 
·-9 F600-YC2 40 4 41 
..,J BIAS1 40 
~Si um· 41 0 L \JIA 
~S2 STAGE2 5 4 
263 F200-VC3 50 5 St 
264 IND 51 0 L VIA 
:55 F200-YC 60 6 6t 
266 BIAS1 60 
257 IND 6t O L \)IA 
268 STAGE: 7 6 5 
269 HIGHL0SS:2POR 7 0 
270 END 
271 • 
272 • 
273 • 
2 7 4 •--*** .. **** .. - LOW LOSS •-·--------
: 7S • 
:76 • 
277 BLK 
278 SiAGEi : 2 3 
279 F200-0FF 20 2 21 
:30 IND 21 0 L I.JIA 
:81 F200-0FF 30 3 31 
~82 IND 31 0 L IJIA 
283 STAGE2 3 4 
·~4 F600-0FF 40 4 4t 
5 IND 41 O L Vi A 
36 STAGE2 5 4 
287 F200-0FF 50 5 St 
:ss IND Si O L IJIA 
289 F200-0FF 60 6 61 
~90 IND 6 i 1) !.. \JIA 
153. 
STAGE1 7 5 5 
~OWL0SS:2P~R I 1 0 
7 ND 
• 
au:. 
:-ltGHLIJSS l 2 
UJ1o1L0SS ·3 4 
~-
COMPARE:4f>OR 
END 
t ·"\ 
I .;_ 3 4 0 
• 
FREO STEP 4GHZ t6GHZ tGHZ 
END 
• 
• OPT HIGHLOSS F 5GHZ 15GHZ MS11 .1 LT W 5 
HIGHLOSS F SGHZ 15GHZ MS11 .27 LT lol 1000 ~ HIGHLOSS F SGHZ '.SGHZ ~S21 -380B -4208 ~ 
:: L01o1L0SS F SGHZ 1 SGHZ ~S11 . 1 !... T 1-1 5 
l LOWLOSS F SGHZ tSGHZ MS21 -~ .SOB GT W t 
S L01o1L0SS F SGHZ 15GHZ MS21 -2DB GT lol 10 ) LDWLOSS F 5GHZ 15GHZ MS11 .27 LT W !000 
7 END 
.~ .. 
'.J • OUT 
t • ?RI HIGHLOSS S 
.2 • PR I LOWLOSS S 
:3 • END 
:4 • 
5 • 
:6 DATA 
:7 SUB: :-1S -•• 
28 END 
-,.,. 
JI • • 
·~ 
154. 
i 
I 
' 
' 1 
l 
I 
~P TEE ATTENUATOR 
~si TEE-~!ST 
• VOLTAGE CONTROL~ED 600 UM ~~T 
.. 
'.;p: 4. 1 I 
a VG:70.0 2. i .!!~6 4.0? 
1 RDS:6.4092 I 
2 CDS : • i 238PF 
., 8LK ,J 
.'.1 CAP '3 C I. 356FF 
') CAP 7 C i6.42FF 
0 CAP 7 9 C 4 .21FF 
7 RES , 2 R .1346 
,-, CAP .., '"' C .06561PF ".) .;.. :,
'3 CAP 2 4 C . 0654PF 
0 CAP 2 5 C . 047PF 
1 ... 6 C . 04816PF ~ CAP . I 
".' RES .... 4 R <RDS•0.4/(1-<VG/VP>>> ~ 
. ., RES 4 5 R <RDS•0.27/<l-<VG/VP>>> • ..J 
.4 
•t: 
• .J 
RES 5 SR <RDS•0.31/Ct-<VG/VP>>> 
CAP 3 6 C CDS 
RES 6 7 R ! . 265 
- IND 7 8 L ~0142PH 
:8 RES 3 9 R t .203 
:9 IND 9 1 0 L l • 189PH 
0 F600-VC:3POR T 8 10 0 
. i END 
2 • 
3 ... 
4 .................................. - .............. ~ ........... . 
. s • 
6 • '·/OL TAGE CONTROLLED 600 UM FET 
7 • 
8 ................................................ - •• 
'3 • 
.Q 1/G i : ? 0 . 0 3 . 3 4.0? 
. , RDS1 : 6. 4092 
"" CDS1 : . l 238PF . '-
., BLK 'v 
4 CAP 9 C : .956FF 
.5 CAP 1 7 C 16.42FF 
:6 CAP 7 9 C a.21Fl= 
.7 RES 1 2 R . 1346 
.:3 CAP 2 . ., C .06561PF J 
.9 CAP 2 Ll ~ .0654PF I.. 
i) CAP ... s C . 047PF 
-CAP 2 .~ C . 04816PF 0 
RES 3 4 R <RDS1•0.4/(T-<VG1/VP>>> 
~ RES 4 5 R <RDS1•0,27!<1-<VG1/VP>>> i.,j 
,4 RES 5 6 R <RDS1•0.31/<T-<UG1/VP>>> 
,5 CAP 3 6 C CDS1 
6 RES 6 7 ~ 1 .265 
·,7 IND 7 8 L. .0142PH 
155. 
a ;Es 3 9 R 1 .203 
9 IND 9 10 L 1 .189PH 
0 F600-VC1 :3POR 1 8 10 Q 
END 
,:; ... 
~ -·••*****·••••**•*••••••*•****•*···· ..... ·••*** 
S • VOLTAGE CONTROLLED 600 UM FET 
·.7 ... 
3 •*•**•••*************··········*******~*•**• 
_;3 ~ 
0 VG2:,o.o 59.995E-6 4.0? 
. ~ RDS2: 6. 4092 
Z CDS2: . 1238PF 
·3 BLK 
• 1 
·' I 
CAP 9 C 1 .956FF 
CAP 1 7 C 16.42FF 
C~P 7 9 C 4.21FF 
RES 1 2 R . 1346 
CAP 2 3 C .06561PF 
CAP 2 4 C .0654PF 
CAP 2 5 C .047PF 
CAP 2 6 C .04816PF 
" L 
·"' .. :,
4 
RES 3 4 R <RDS2•0.4/<1-<VG2/~P>>> 
RES 4 5 R <RDS2•0.27/<i-<VG2/VP)>> 
~ES 5 6 R <RDS2•0.3i/<1-CVG2/VP>>l. 
CAP 3 6 C CDS2 
RES 6 7 R t • 265 
IND 7 8 L .0142PH 
v RES 3 9 R 1 .203 
;9 IND 9 1 0 L 1 . 1 89PH 
10 F600-VC2:3POR t 8 10 0 
·i END 
·4 • 
·5 * FET OFF : 600UM VOS•O.OV VG•-4.0V 
•6 • 
;7 ••••*********""************* ...... ***** .......... ****** 
j8 • 
. '3 • 
00 BL!< 
Oi CAP '3 11 C 9.4233FF 
O"' ,;, CAP 9 7 C 24.288FF 
03 CAP 11 7 C t .004FF 
04 RES 9 2 R .13457 
05 CAP 2 3 C .0272FF 
06 CAP 2 4 C 9.23FF 
07 CAP 2 5 C .05455PF 
08 CAP 2 6 C . 05644PF 
i)'3 RES 3 4 R 155.88 
~ 0 RES 4 5 R 7609 
. ' RES 5 6 R 241 I I 
'2 CAP 3 6 C . 12184PF 
' RES 3 11 R 1 .20292 .) 
: 4 IND 1 1 12 L . 101 1 PH 
:5 RES 6 7 R t .26488 
156. 
,o IND 7 8 L .02125PH 
:7 F600-0FF:3POR 9 8 12 0 
·~ END 
:l • 
20 ••••••******••**•********•****···~**"*···· 
.21 • 
22 • CIRCUIT DESCRIPTION 
23 .. 
24 •*•******••••••**• .... *•*********•~~···*~ 
25 • 
26 • 
27 ~IDTHI :?SUH 50Ul1 SOUM? 
28 WIDTH2:?8UM SUM SOUH? 
29 ~IDTH3:?8UM 8Ul1 SOUH? 
30 WIDTH4:?8UH SOUH SOUM? 
31 ~IDTH5:?8UM SUM SOUH? 
32 LEN1 :?SOUM SOUM 1500UM? 
33 LEN2:?10UH !OUN 400UH? 
34 LEN3:?10UM 400UM 400UM? 
35 LEN4:?150UM 150Ul1 ~OOUM? 
36 LENS:?10UM 10UH 400UM? 
37 RT :?SOUl1 200UN 200UM? 
38 VIA: **** 
39 • 
40 • 
41 BU< 
42 TRL 1 2 ~ 96Ul1 P 1 OOUM SUB 
1,3 TRL 2 3 14 14IDTH1 P LEN1 SUB 
~ TRL 3 4 ~ WIDTHS P LENS SUB 
45 TRL 4 5 14 14IDTH2 P LEN2 SUB 
46 iLINEt: 2POR T 5 0 
47 END 
48 • 
49 • 
50 BU< 
SI TFR I 2 W 1 OUM P R l RS r 00 SUB 
S2 TRL 2 3 14 100UM P 100UM SUB 
53 RES 3 0 R 50 
54 BIAS1: 1POR 1 0 
55 END 
56 • 
57 • 
58 BLK 
59 TRL I 2 ~ ~IDTH3 P LEN3 SUB 
60 TRL 2 3 14 14IDTH3 P LEN3 SUB 
;1 TRL 2 4 W WIDTH4 P ~EN4 SUB 
52 TLINE2:3POR 1 4 3 0 
;3 am 
b4 * 
;5 ... 
06 BLK 
S7 TRL i 2 W SOUN P lOOUH SUB 
68 TFR 2 3 14 10UH P R1 RS 100 SUB 
3 TRL 3 4 W SOUM P 100UM SUB 
10 TRL A 5 W 100UM P 100UM SUB 
RES 5 0 R SO .., . I' 
72 
73 
74 
TRL 4 6 14 SOUH P TOOUH SUB 
TFR 6 7 !+ !OUM P RT RS 100 SUB 
TRL 7 8 W SOUM P 100UM SUB 
157. 
r ---
S 8IAS2:2POR 8 0 
SEND 
7 • 
-~ .. 
. ~ •••*******•***•****•••~*********~-·~···-··*•****•······· 
30 
-. .., 
.:,,:. 
, .... 
J.:, 
.34 
... 
SL:< 
TLiNEt ' ! 
F600-VC1 
TLINE2 3 
. ..., 
'-
4 3 2 
8 5 
85 F600-VC1 6 5 7 
% TLIME1 11 7 
87 F600-VC 10 8 9 
88 IND 9 0 L VIA 
:39 BIAS1 10 
30 3IAS2 4 6 
91 HIGHL0SS:2POR 1 11 0 
'32 ~ND 
'33 • 
34 • 
·35 BLK 
36 TLINE1 t 2 
97 F600-VC2 4 3 2 
38 TLINE2 3 8 5 
39 F600-VC2 6 5 7 
00 TLINEI 11 7 
') i F600-0FF 1 0 8 9 
12 IND 9 0 L VIA 
'''3 8 IAS 1 l 0 
.:i BIAS2 4 6 
05 L0WL0SS:2POR l 11 0 
% END 
07 • 
'.)8 • 
t)9 BLK 
!O HIGHLOSS 1 2 
1 i LOWLOSS 3 4 
:2 COMPARE:4POR 1 2 3 4 0 
13 END 
14 • 
15 • 
16 rREQ 
17 STEP 4GHZ : 6GHZ 1 GHZ 
18 END 
:9 • 
. 20 ,.. 
1 ~ IJPT 
22 ,.. H IGHLOSS ~S l 1.=. I LT ~=4 
23 • HIGHLOSS MS21=-808 LT W•4 
:4 • rlIGHLOSS ~S21 AVG~ 20 
25 LOWLOSS MS11=.1 LT W~4 HS21=-1 .5DB GT Ws4 
26 END 
27 ... 
""8 .. 
3 • 
~o • 
. 31 DATA 
32 SUB: HS •••• 
158. 
·op PI ATTENUATOR 
:Si P!-LISi 
........ •••a •• • a I ••••••••• a•• N NM • •• A
• .. • ...... 
• VOLTAGE CONTROLLED SO O IJl'I it:. t 
• 
•••••n•••••••••••••••••••••••••n•
•••n••••••• 
• VP: 4. 11 
• VG 1 : ?Q. 0 ·. 94625 4. Q? 
) VG1 : • 94625 
RDS1 :6. 4092 
, ens, : . , 23BP!=" 
, BLK 
-
' 7 
... 
' 3 
J , 
? 
CAP 9 C 
CAP 7 C 
CAP 7 9 C 
RES 1 2 R 
CAP 2 3 C 
CAP 2 4 C 
CAP 2 5 C 
CAP 2 6 C 
RES 3 4 R 
RES 4 5 R 
1 • 956F"F' 
16. 42Ff' 
4.21FF 
. 1346 
.06561P~ 
. 0654PF 
.047PF 
.04816Pf 
<RDS1•0.4/<1-<VG1/VP>>> 
<RDS1•0.27/<i-<VG1/VP>>> 
4 
5 
RES 5 6 R <RDS1•0.31/<1-<VG1/VP>>> 
CAP 3 6 C CDS1 
RES 6 7 R i • 265 6 
IND 7 8 L .0142PH 
_ 
-RES 3 9 R 1 • 203 
9 !ND 9 1 0 L 1 • 189PH 
0 F600-VC1:3POR 1 8 10 0 
i END 
2 • 
3 • 4 ......................................... . 
5 .. 6 • VOLTAGE CONTROLLED 200UM FET 
••• 
7 .. 8 .............. ••••••er••••••••••••••••••••••••••11••• 
·9 .. 
0 • VG:?0.0 2.7673 4.0? 
., VG:2. 7673 
2 RDS: 19.23 
;3 CDS:. 0412PF 
,4 BLK 
:5 CAP 9 C .652Ff" 
16 CAP 7 C S.47Ff 
;? CAP 7 9 C 1 • 404FF' 
t8 RES 1 2 R .4038 
19 CAP 2 3 C .0219P~ ;o CAP 2 4 C .0218PF 
.. CAP 2 5 C .0157PF ) I 
:i2 CAP 2 6 C .01605PF RES 3 L.I R <RDS•0.4/<1-<VG/VPl)> 
. ' 
RES 4 5 R <RDS•0.27/<1-<VG/VP>>> 
~5 RES 5 6 R <RDS•0.31/(1-<VG/VP>>> 
36 CAP 3 
,.. C CDS 0 
37 RES 5 7 R 3. 795 
159. 
8 IND 7 8 L .0426?H 9 RES 3 9 R 3.609 IND 9 10 L 3.567PH 
·200-VC:3PDR: 8 10 0 
2 t::ND 3 ............................................. . 
4 * 5 • VOLiAGE CONTROLL:.'l) 600 UM ~~1 
7 •••••••••••••••••••••••••••••••••••••••••••• 8 .. 
9 * VG2:?0.0 3.5544 4.05? 
0 VG2: 3 . .5544 
i RDS2:6.4092 
2 CDS2: • 1238PF 
3 BLK 
4 CAP l 9 C 1 .956FF 5 CAP 1 7 C 16.42FF 5 CAP 7 9 C 4.21FF 
7 RES 1 2 R • t 346 8 CAP 2 3 C .06561PF 9 CAP 2 4 C .0654PF O CAP 2 5 C .047PF 
1 CAP 2 6 C .04816PF 2 RES 3 4 R <RDS2•0.4l<1-<VG2/VP>>> 3 RES 4 5 R <RDS2•0.27l<1-<VG2/VP>>> 
.4 RES 5 6 R <RDS2•0.31/(i-<VG2/VP>>> 
:5 CAP 3 6 C CDS2 
r RES 6 7 R 1,265 
"IND 7 8 L • 0142PH 
8 RES 3 9 R I .203 
·9 IND 9 10 L 1 . 189PH 0 F600-VC2:3POR t 8 tQ 0 
;1 END 
·2 .. 
3 •••••••••••••••••••••••••••••••••·•••••••••••• 14 • !S "* m OFF : 600Ul1 IJDS•O. OV VG•-4. OV !6 • 
ii ................................................. ·-······ 18 ~ 
:9. 
00 BLY. 
01 CAP 9 tt C 9.4233FF 
02 CAP 9 7 C 24.288FF 03 CAP 11 7 C 1.004FF 04 RES 9 2 R .13457 05 CAP 2 3 C .0272FF 06 CAP 2 4 C 9.23FF 07 CAP 2 5 C .05455PF 08 CAP 2 6 C .05644PF 
09 RES 3 4 R 155.88 
10 RES 4 5 R 7609 
'. 1 RES 5 i; R 24 t 
~.., CAP 3 6 C . i 2184PF" RES 3 li R 1 .20292 
i 4 IND 1 i l 2 L . 1 01 1 PH 15 RES 6 7 R 1 .26488 
160 .. 
16 IND 7 8 L .02125PH 
:7 F6UO-OFF:3POR 9 8 12 0 
' END 
.. 
20 • 
:, ...... M • II MM·-· M •• MM M •MM MM. M. MM• M ••MM.MM MM M •• 
22 • 
23 • ~t, OFF': 200UH VOS•O.OV VG:-4,0V 
24 • 
25 ········"·································••** 26 ... 
27 • 
28 BLK 
29 CAP 9 1 T C 3 . 1 41 FF 
30 CAP 9 7 C 8.096Ff 
31 CAP 11 7 C O. 3347FF 
32 RES 9 2 R .4041 
33 CAP 2 3 C .009FF 
34 CAP 2 4 C 3.079FF 
35 CAP 2 SC .0182PF 
36 CAP 2 6 C .0188PF 
37 RES 3 a R 467.7 
38 RES 4 5 R 22827 
39 RES 5 6 R 725 
40 CAP 3 6 C .0406PF 
41 RES 3 1 1 R 3. 609 
42 IND 11 12 !:. .3033PH 
43 RES 6 7 R .j .• 795 
!ND 7 8 L .D637SPH 
F200-IJFF:3POR 9 8 12 0 
46 END 
47 ·······························~---~··············· 48 • 
49 • CIRCUIT DESCRIPTION 
50 • 51 ................................................. ... 
52 • 
53 WIDTH1:25.421UM 
54 WIDTH2~50Ut1 
55 LEN1:t99.83UM 
56 LEN2:175.13UM 
57 LEN3:263.43UM 
58 LEN4:129.86UM 
·59 LENS:235UN 
:60 LEN6:37.58UM 
:61 LEN7:415UM 
! 62 R1 :200UM 
i63 VIA: --
i64 • 
'65 * 
,66 BLK 
·57 TRL l 2 ~ 96UN P lOOUM SUB 
68 TRL 2 30 W WIDTH1 P <LEN5-LEN1> SUB 
63 TRL 30 3 ~ ~IDTH1 P LENl SUB 
·. TRL 3 4 W WIDTH1 P LEN3 SUB 
, TRL 3 5 W ~IDTHl P LEN2 SUB 
:72 TLINEl :3POR 1 4 5 O 
:.73 END 
161. 
74 • 
75 • 
7 6 BLK TFR l 2 W !OUM P R1 RS 100 SUB 
, TRL 2 3 W 100Ut1 P 100UM SUB 
79 RES 3 OR 50 
80 BIAS1: 1POR 1 0 
81 END 
82 • 
83 • 
84 BLK 
85 TRL 1 2 W WIDTH2 P LEN2 SUB 
86 TRL 2 3 W WIDTH2 P <LEN7-LEN6> SUB 
87 TRL 3 30 W WIDTH2 P LENG SUB 
88 TRL 30 5 W 96UH P 100UM SUB 
89 TRL 2 4 W WIDTH2 P LEN4 SUB 
90 TLlNE2:3POR 1 4 5 0 
91 END 
92 • 
93 * 
94 BLK 
95 TRL 1 2 W 50UM P 100UM SUB 
96 TFR 2 3 W 10UH ~ R1 RS 100 SUB 
97 TRL 3 4 W SOUM P 100UM SUB 
98 TRL 4 5 W 100UH P 100UM SUB 
99 RES 5 OR 50 
00 TRL 4 6 W SOUM P ,oouH SUB 
01 TFR 6 7 W 10UM P R1 RS 100 SUB 
02 TRL 7 8 W SOUM P 100UN SUB · -
- BIAS2:2POR 1 8 0 
" . END 
·os • 
-·-------~ - ···--- - --·· - .. 
:06 • 07 ...................................................... .... 
·00 • 
09 BLK 
1 0 TLINE 1 1 2 3 
:1 1 F200-VC 5 2 4 
12 F600-VC2 6 3 7 
·i 3 1'LINE2 7 8 9 
14 F200-VC 10 8 4 
:15 · IND 4 O L VIA 
:16 BIAS1 6 
:17 BIAS2 5 10 
:18 HIGHL0SS:2POR 1 9 0 
:19 END 
20 • 
:21 • 
:22 "BLK 
:23 TLINE1 i 2 3 
:24 F200-0FF 5 2 4 
:25 F500-VC1 6 3 7 
:26 TLINE2 7 B 9 
:'27 F200-0FF=' 10 8 4 
:28 IND L; 0 L VIA 
., 3IAS1 6 
JU BIAS2 5 1 0 
:.31 L0WL0SS:2POR 1 9 0 
,162. 
~~ .... ·-·- . ··- ·-· 
32 END 
33 • 
14 .. 
·. 9LK 
j6 HIGHLOSS 1 2 
37 LDWLOSS 3 4 
38 COMPARE:4POR l 2 2 4 0 
39 END 
40 • 
4 i • 
42 FREQ 
43 STEP 4GHZ 16GHZ !GHZ 
44 END 
45 • 
46 .. 
tJ.7 OPT 
48 HIGHLOSS MS11•.l LT W•4 
49 HIGHLOSS 11S11•,27 LT W 1000 
50 HIGHLOSS MS21•-lODB -TO.SOB W•20 
51 HIGHLOSS 11S21•-l0.25DB 
52 HIGHLOSS ~S22•,1 LT W•lO 
53 HIGHLOSS 11S22•.27 LT W 1000 
54 LOWLOSS MS11•.1 LT W•tO ~S21•-t.SDB GT W•2 
55 LOWLOSS MS11 2 ,27 LT W 1000 1'1S22•.27 LT W 1000 
56 LOWLOSS MS22•.1 Li ~-4 MS12•-1.SDB GT W•2 
57 END 
58 • 
59 • 
~o. 
I • . 
S2 DATA 
·53 SUB: 1'1S 
S4 END 
OT .. 
. 
..... 
163. 
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